From patchwork Thu Oct 30 21:28:39 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Greg Bellows X-Patchwork-Id: 39947 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f200.google.com (mail-wi0-f200.google.com [209.85.212.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 83C39202FE for ; Fri, 31 Oct 2014 17:43:38 +0000 (UTC) Received: by mail-wi0-f200.google.com with SMTP id h11sf909020wiw.11 for ; Fri, 31 Oct 2014 10:43:36 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:date :message-id:in-reply-to:references:cc:subject:precedence:list-id :list-unsubscribe:list-archive:list-post:list-help:list-subscribe :errors-to:sender:x-original-sender :x-original-authentication-results:mailing-list; bh=8DoXzDye41Ate3sVpgsKD+PH7up3hU2KaWeGhEaqYLw=; b=Hp28KkSctLokcGnTHSkDLC8lvbI/hDqpt4ISgi9yXbKFUyxpgt+8Y9Kv+o0aELdtwW xfxpRp9TeoJ1IDqk+NCDgmSwnIBfTGA8g0zy+LpMzdrJHXg4mgHjUQh6R3FmWYUdpWRu w7lQTsRYU4j7XkE0Ry+w9Pf7/9wOAahCBaCFbpPows9B/IHyKpgd2yw+RwP16nYuSA2u scurSYhgOXipbPQ6i0vf0zEgPjpuS/rhCbKX1DhdEe/+LtYofGEfQosaaHgvsvp04I7s Ox5WWCWoonxsyhHOKrvoAtFXq3aX8eDHgdGx5r2WnPOciqBd7k04B6cAdl1JZhzqG5S5 H1Gw== X-Gm-Message-State: ALoCoQl+eIHiNsd62Cz8cKtRuVmcPHpdiY3NsoO0s/MKstpChTtbfvvIkQ/d2jKPlevsLow4Vl0I X-Received: by 10.194.242.36 with SMTP id wn4mr689844wjc.4.1414777416852; Fri, 31 Oct 2014 10:43:36 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.205.108 with SMTP id lf12ls424355lac.48.gmail; Fri, 31 Oct 2014 10:43:36 -0700 (PDT) X-Received: by 10.152.36.165 with SMTP id r5mr1611635laj.91.1414777416696; Fri, 31 Oct 2014 10:43:36 -0700 (PDT) Received: from mail-la0-f44.google.com (mail-la0-f44.google.com. [209.85.215.44]) by mx.google.com with ESMTPS id 1si17915373lai.41.2014.10.31.10.43.36 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Fri, 31 Oct 2014 10:43:36 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.44 as permitted sender) client-ip=209.85.215.44; Received: by mail-la0-f44.google.com with SMTP id gf13so6641509lab.31 for ; Fri, 31 Oct 2014 10:43:36 -0700 (PDT) X-Received: by 10.152.120.199 with SMTP id le7mr5537580lab.67.1414777416602; Fri, 31 Oct 2014 10:43:36 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.84.229 with SMTP id c5csp238152lbz; Fri, 31 Oct 2014 10:43:35 -0700 (PDT) X-Received: by 10.140.39.134 with SMTP id v6mr37123888qgv.19.1414777415112; Fri, 31 Oct 2014 10:43:35 -0700 (PDT) Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id v1si18197808qcj.4.2014.10.31.10.43.34 for (version=TLSv1 cipher=RC4-SHA bits=128/128); Fri, 31 Oct 2014 10:43:35 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Received: from localhost ([::1]:40117 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1XkGEY-0003Fy-3l for patch@linaro.org; Fri, 31 Oct 2014 13:43:34 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:51169) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1XkE67-0006Bq-5X for qemu-devel@nongnu.org; Fri, 31 Oct 2014 11:27:53 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1XjxHU-0004lp-Oa for qemu-devel@nongnu.org; Thu, 30 Oct 2014 17:29:25 -0400 Received: from mail-pa0-f45.google.com ([209.85.220.45]:33778) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1XjxHU-0004kq-JI for qemu-devel@nongnu.org; Thu, 30 Oct 2014 17:29:20 -0400 Received: by mail-pa0-f45.google.com with SMTP id lf10so6287949pab.4 for ; Thu, 30 Oct 2014 14:29:19 -0700 (PDT) X-Received: by 10.68.213.138 with SMTP id ns10mr17274718pbc.50.1414704559835; Thu, 30 Oct 2014 14:29:19 -0700 (PDT) Received: from gbellows-linaro.qualcomm.com (rrcs-67-52-129-61.west.biz.rr.com. [67.52.129.61]) by mx.google.com with ESMTPSA id o5sm8017713pdr.50.2014.10.30.14.29.18 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Thu, 30 Oct 2014 14:29:19 -0700 (PDT) From: Greg Bellows To: qemu-devel@nongnu.org, peter.maydell@linaro.org, serge.fdrv@gmail.com, edgar.iglesias@gmail.com, aggelerf@ethz.ch Date: Thu, 30 Oct 2014 16:28:39 -0500 Message-Id: <1414704538-17103-9-git-send-email-greg.bellows@linaro.org> X-Mailer: git-send-email 1.8.3.2 In-Reply-To: <1414704538-17103-1-git-send-email-greg.bellows@linaro.org> References: <1414704538-17103-1-git-send-email-greg.bellows@linaro.org> X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic] [fuzzy] X-Received-From: 209.85.220.45 Cc: greg.bellows@linaro.org Subject: [Qemu-devel] [PATCH v8 08/27] target-arm: move AArch32 SCR into security reglist X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.14 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: , List-Help: , List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: greg.bellows@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.44 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 From: Fabian Aggeler Define a new ARM CP register info list for the ARMv7 Security Extension feature. Register that list only for ARM cores with Security Extension/EL3 support. Moving AArch32 SCR into Security Extension register group. Signed-off-by: Sergey Fedorov Signed-off-by: Fabian Aggeler Signed-off-by: Greg Bellows --- v7 -> v8 - Fix SCR register fieldoffset to be offsetoflow32. - Rename v7_el3_cp_reginfo to el3_cp_reginfo and remove v7 feature check when defining. This allows all common v7/8 secure CP regs to be registered together leaving the v8_el3_cp_reginfo to only v8 specific EL3 registers. - Move SCR_EL3 into el3_cp_reginfo. v4 -> v5 - Added reset value on SCR_EL3 - Squashed SCR Migration fix (previously patch 33) This patch adds code to mark duplicate CP register registrations as NO_MIGRATE to avoid duplicate migrations. v3 -> v4 - Renamed security_cp_reginfo to v7_el3_cp_reginfo - Conditionalized define on whether v7 or v8 were enabled --- target-arm/helper.c | 19 +++++++++++++------ 1 file changed, 13 insertions(+), 6 deletions(-) diff --git a/target-arm/helper.c b/target-arm/helper.c index c1c6303..3fdd3c2 100644 --- a/target-arm/helper.c +++ b/target-arm/helper.c @@ -898,9 +898,6 @@ static const ARMCPRegInfo v7_cp_reginfo[] = { .access = PL1_RW, .writefn = vbar_write, .fieldoffset = offsetof(CPUARMState, cp15.vbar_el[1]), .resetvalue = 0 }, - { .name = "SCR", .cp = 15, .crn = 1, .crm = 1, .opc1 = 0, .opc2 = 0, - .access = PL1_RW, .fieldoffset = offsetoflow32(CPUARMState, cp15.scr_el3), - .resetvalue = 0, .writefn = scr_write }, { .name = "CCSIDR", .state = ARM_CP_STATE_BOTH, .opc0 = 3, .crn = 0, .crm = 0, .opc1 = 1, .opc2 = 0, .access = PL1_R, .readfn = ccsidr_read, .type = ARM_CP_NO_MIGRATE }, @@ -2335,11 +2332,18 @@ static const ARMCPRegInfo v8_el3_cp_reginfo[] = { .access = PL3_RW, .writefn = vbar_write, .fieldoffset = offsetof(CPUARMState, cp15.vbar_el[3]), .resetvalue = 0 }, + REGINFO_SENTINEL +}; + +static const ARMCPRegInfo el3_cp_reginfo[] = { { .name = "SCR_EL3", .state = ARM_CP_STATE_AA64, - .type = ARM_CP_NO_MIGRATE, .opc0 = 3, .opc1 = 6, .crn = 1, .crm = 1, .opc2 = 0, .access = PL3_RW, .fieldoffset = offsetof(CPUARMState, cp15.scr_el3), - .writefn = scr_write }, + .resetvalue = 0, .writefn = scr_write }, + { .name = "SCR", .type = ARM_CP_NO_MIGRATE, + .cp = 15, .crn = 1, .crm = 1, .opc1 = 0, .opc2 = 0, + .access = PL3_RW, .resetvalue = 0, .writefn = scr_write, + .fieldoffset = offsetoflow32(CPUARMState, cp15.scr_el3) }, REGINFO_SENTINEL }; @@ -2960,7 +2964,10 @@ void register_cp_regs_for_features(ARMCPU *cpu) } } if (arm_feature(env, ARM_FEATURE_EL3)) { - define_arm_cp_regs(cpu, v8_el3_cp_reginfo); + if (arm_feature(env, ARM_FEATURE_V8)) { + define_arm_cp_regs(cpu, v8_el3_cp_reginfo); + } + define_arm_cp_regs(cpu, el3_cp_reginfo); } if (arm_feature(env, ARM_FEATURE_MPU)) { /* These are the MPU registers prior to PMSAv6. Any new