From patchwork Tue Oct 21 16:55:30 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Greg Bellows X-Patchwork-Id: 39174 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lb0-f199.google.com (mail-lb0-f199.google.com [209.85.217.199]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 201082039B for ; Tue, 21 Oct 2014 17:02:33 +0000 (UTC) Received: by mail-lb0-f199.google.com with SMTP id w7sf1021339lbi.6 for ; Tue, 21 Oct 2014 10:02:28 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:date :message-id:in-reply-to:references:cc:subject:precedence:list-id :list-unsubscribe:list-archive:list-post:list-help:list-subscribe :errors-to:sender:x-original-sender :x-original-authentication-results:mailing-list; bh=GH9/Tfqq6JFsz1+av5r5nkdbb7/Ag1Gp4Y7AtKQvAs4=; b=AOgYtg0deeOI3a6rZjqG7lGQy8m3CZgjCK1/5srBXolgr5JkmiIu/6cZ9oZapS8gRG q9tZTZGD3LfhIN72T+cKjQSb5v3olzqA2D6E4Dm/vemIwwCoz3YH9Cf5pQWRQMQ/jlDo 8zWQ9INgGenORV9/FVhA/ocrR61znS16gARk+gCStEek6guhwEwMsRfiIowmMqWexNSa mnVVXyDDvCjtNSXwiAV8HrEB9gu3BH91gxAkDecIxlAB6AkEjGxiHh3mrUaXajMfDIid noXNuz0IrupdcOHDT7ZGA0CReR55iA0NZSfMuArI39/uG6NUt5GDJVLK9rlR8/y/Wdyu j0XA== X-Gm-Message-State: ALoCoQlxVLGfMAaQOcqT1iw+3m3mQ9La2mzW/p3fZHQroYm/harGk+w1nyYiaCqxhaPFWOwZNPF1 X-Received: by 10.180.182.164 with SMTP id ef4mr3783715wic.0.1413910948456; Tue, 21 Oct 2014 10:02:28 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.197.100 with SMTP id it4ls65009lac.7.gmail; Tue, 21 Oct 2014 10:02:28 -0700 (PDT) X-Received: by 10.152.19.9 with SMTP id a9mr36300571lae.41.1413910948207; Tue, 21 Oct 2014 10:02:28 -0700 (PDT) Received: from mail-lb0-f176.google.com (mail-lb0-f176.google.com. [209.85.217.176]) by mx.google.com with ESMTPS id la5si19852699lac.99.2014.10.21.10.02.28 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 21 Oct 2014 10:02:28 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.176 as permitted sender) client-ip=209.85.217.176; Received: by mail-lb0-f176.google.com with SMTP id p9so1354378lbv.7 for ; Tue, 21 Oct 2014 10:02:28 -0700 (PDT) X-Received: by 10.112.77.74 with SMTP id q10mr27620385lbw.66.1413910948050; Tue, 21 Oct 2014 10:02:28 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.84.229 with SMTP id c5csp541778lbz; Tue, 21 Oct 2014 10:02:27 -0700 (PDT) X-Received: by 10.52.138.211 with SMTP id qs19mr978250vdb.13.1413910946676; Tue, 21 Oct 2014 10:02:26 -0700 (PDT) Received: from lists.gnu.org (lists.gnu.org. [208.118.235.17]) by mx.google.com with ESMTPS id h94si23473296qgd.66.2014.10.21.10.02.24 for (version=TLSv1 cipher=RC4-SHA bits=128/128); Tue, 21 Oct 2014 10:02:25 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; Received: from localhost ([::1]:52450 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1XgcpE-0007eN-JD for patch@linaro.org; Tue, 21 Oct 2014 13:02:24 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:42129) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1XgcjG-0006rN-6l for qemu-devel@nongnu.org; Tue, 21 Oct 2014 12:56:20 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1XgcjA-0006uO-LJ for qemu-devel@nongnu.org; Tue, 21 Oct 2014 12:56:14 -0400 Received: from mail-qg0-f43.google.com ([209.85.192.43]:47517) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1XgcjA-0006uB-IQ for qemu-devel@nongnu.org; Tue, 21 Oct 2014 12:56:08 -0400 Received: by mail-qg0-f43.google.com with SMTP id j107so1185886qga.2 for ; Tue, 21 Oct 2014 09:56:08 -0700 (PDT) X-Received: by 10.140.40.239 with SMTP id x102mr16115181qgx.69.1413910568082; Tue, 21 Oct 2014 09:56:08 -0700 (PDT) Received: from gbellows-linaro.qualcomm.com ([67.52.129.61]) by mx.google.com with ESMTPSA id a3sm11122116qaa.49.2014.10.21.09.56.07 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 21 Oct 2014 09:56:07 -0700 (PDT) From: Greg Bellows To: qemu-devel@nongnu.org, peter.maydell@linaro.org, serge.fdrv@gmail.com, edgar.iglesias@gmail.com, aggelerf@ethz.ch Date: Tue, 21 Oct 2014 11:55:30 -0500 Message-Id: <1413910544-20150-19-git-send-email-greg.bellows@linaro.org> X-Mailer: git-send-email 1.8.3.2 In-Reply-To: <1413910544-20150-1-git-send-email-greg.bellows@linaro.org> References: <1413910544-20150-1-git-send-email-greg.bellows@linaro.org> X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic] [fuzzy] X-Received-From: 209.85.192.43 Cc: greg.bellows@linaro.org Subject: [Qemu-devel] [PATCH v7 18/32] target-arm: add SDER definition X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.14 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: , List-Help: , List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: greg.bellows@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.176 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 From: Sergey Fedorov Signed-off-by: Sergey Fedorov Signed-off-by: Fabian Aggeler Signed-off-by: Greg Bellows --- target-arm/cpu.h | 1 + target-arm/helper.c | 3 +++ 2 files changed, 4 insertions(+) diff --git a/target-arm/cpu.h b/target-arm/cpu.h index f9221a4..2202465 100644 --- a/target-arm/cpu.h +++ b/target-arm/cpu.h @@ -181,6 +181,7 @@ typedef struct CPUARMState { uint64_t c1_sys; /* System control register. */ uint64_t c1_coproc; /* Coprocessor access register. */ uint32_t c1_xscaleauxcr; /* XScale auxiliary control register. */ + uint32_t c1_sder; /* Secure debug enable register. */ uint32_t c1_nsacr; /* Non-secure access control register. */ uint64_t ttbr0_el1; /* MMU translation table base 0. */ uint64_t ttbr1_el1; /* MMU translation table base 1. */ diff --git a/target-arm/helper.c b/target-arm/helper.c index f12181f..af62074 100644 --- a/target-arm/helper.c +++ b/target-arm/helper.c @@ -2409,6 +2409,9 @@ static const ARMCPRegInfo v7_el3_cp_reginfo[] = { { .name = "SCR", .cp = 15, .crn = 1, .crm = 1, .opc1 = 0, .opc2 = 0, .access = PL3_RW, .fieldoffset = offsetof(CPUARMState, cp15.scr_el3), .resetvalue = 0, .writefn = scr_write}, + { .name = "SDER", .cp = 15, .crn = 1, .crm = 1, .opc1 = 0, .opc2 = 1, + .access = PL3_RW, .resetvalue = 0, + .fieldoffset = offsetof(CPUARMState, cp15.c1_sder) }, { .name = "NSACR", .cp = 15, .crn = 1, .crm = 1, .opc1 = 0, .opc2 = 2, .access = PL3_RW | PL1_R, .resetvalue = 0, .writefn = nsacr_write, .readfn = nsacr_read,