From patchwork Mon Jun 30 23:09:01 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Greg Bellows X-Patchwork-Id: 32834 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ob0-f198.google.com (mail-ob0-f198.google.com [209.85.214.198]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 89166203F4 for ; Tue, 1 Jul 2014 00:51:10 +0000 (UTC) Received: by mail-ob0-f198.google.com with SMTP id uy5sf55178891obc.5 for ; Mon, 30 Jun 2014 17:51:10 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:date :message-id:in-reply-to:references:cc:subject:precedence:list-id :list-unsubscribe:list-archive:list-post:list-help:list-subscribe :errors-to:sender:x-original-sender :x-original-authentication-results:mailing-list; bh=bYltknyIR2zv480dC6K+hwLQF0xJcW3yFXzRUlz8Afk=; b=h6AAsjfFDA+76Iv3wrJnbXXdaKidmvGvIToIIElEQs8x5dLi5tvRPYQSCDN8e+3e/+ 5irgx9razpgFwoELGq++aAUU1d+LbRjD6wJeM50/F/fg6AhJLlaEnQUjlKUuOId505hM vcDTC8SGlwSbvzyv8UY8ZnwX/QR0FgVSuIiU3syl9KkfWS50HAt5RvXEEou3fgfPTh/U 3lMPtsUx/Y8JQy8lXXBdZXh3TN6vjfmdkQSjuNr50fUX60AZSUEopxV1rypQER+k2Zn8 n8QmV/jQG3QDl+62k4DKg0KxdyptqsUqISS26XLm4Cnjj3eEAeNboBmTA3CUEvMiuNVG n2Dg== X-Gm-Message-State: ALoCoQlO76OSvtYttZhoMb9K09xp7wiLiWf8dQfVUmH90JfJr2Q2yycyQcz25ETfyQnZvmUsukQT X-Received: by 10.182.213.37 with SMTP id np5mr24782925obc.36.1404175870036; Mon, 30 Jun 2014 17:51:10 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.41.244 with SMTP id z107ls1829614qgz.43.gmail; Mon, 30 Jun 2014 17:51:09 -0700 (PDT) X-Received: by 10.221.42.135 with SMTP id ty7mr41134262vcb.14.1404175869907; Mon, 30 Jun 2014 17:51:09 -0700 (PDT) Received: from mail-vc0-f174.google.com (mail-vc0-f174.google.com [209.85.220.174]) by mx.google.com with ESMTPS id rz5si6425332vdc.87.2014.06.30.17.51.09 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 30 Jun 2014 17:51:09 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.174 as permitted sender) client-ip=209.85.220.174; Received: by mail-vc0-f174.google.com with SMTP id hy4so8302192vcb.19 for ; Mon, 30 Jun 2014 17:51:09 -0700 (PDT) X-Received: by 10.221.55.70 with SMTP id vx6mr24464194vcb.23.1404175869801; Mon, 30 Jun 2014 17:51:09 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp179265vcb; Mon, 30 Jun 2014 17:51:09 -0700 (PDT) X-Received: by 10.140.25.142 with SMTP id 14mr44819527qgt.62.1404175869317; Mon, 30 Jun 2014 17:51:09 -0700 (PDT) Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id u3si27240618qar.47.2014.06.30.17.51.09 for (version=TLSv1 cipher=RC4-SHA bits=128/128); Mon, 30 Jun 2014 17:51:09 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Received: from localhost ([::1]:37076 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1X1kn3-0001sp-Cn for patch@linaro.org; Mon, 30 Jun 2014 19:15:13 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:53000) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1X1kie-0005YC-W5 for qemu-devel@nongnu.org; Mon, 30 Jun 2014 19:10:46 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1X1kiN-00032s-JK for qemu-devel@nongnu.org; Mon, 30 Jun 2014 19:10:40 -0400 Received: from mail-oa0-f49.google.com ([209.85.219.49]:54311) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1X1kiN-00032Y-Dc for qemu-devel@nongnu.org; Mon, 30 Jun 2014 19:10:23 -0400 Received: by mail-oa0-f49.google.com with SMTP id i7so9564159oag.22 for ; Mon, 30 Jun 2014 16:10:22 -0700 (PDT) X-Received: by 10.182.114.229 with SMTP id jj5mr45946018obb.53.1404169822933; Mon, 30 Jun 2014 16:10:22 -0700 (PDT) Received: from gbellows-linaro.bellowshome.net (99-179-1-128.lightspeed.austtx.sbcglobal.net. [99.179.1.128]) by mx.google.com with ESMTPSA id cu7sm76370192oec.12.2014.06.30.16.10.20 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 30 Jun 2014 16:10:21 -0700 (PDT) From: greg.bellows@linaro.org To: qemu-devel@nongnu.org Date: Mon, 30 Jun 2014 18:09:01 -0500 Message-Id: <1404169773-20264-2-git-send-email-greg.bellows@linaro.org> X-Mailer: git-send-email 1.8.3.2 In-Reply-To: <1404169773-20264-1-git-send-email-greg.bellows@linaro.org> References: <1404169773-20264-1-git-send-email-greg.bellows@linaro.org> X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic] [fuzzy] X-Received-From: 209.85.219.49 Cc: peter.maydell@linaro.org, peter.crosthwaite@xilinx.com, Fabian Aggeler , Greg Bellows , serge.fdrv@gmail.com, edgar.iglesias@gmail.com, christoffer.dall@linaro.org Subject: [Qemu-devel] [PATCH v4 01/33] target-arm: add cpu feature EL3 to CPUs with Security Extensions X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.14 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: , List-Help: , List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: greg.bellows@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.174 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 From: Fabian Aggeler Set ARM_FEATURE_EL3 feature for CPUs that implement Security Extensions. Signed-off-by: Fabian Aggeler Signed-off-by: Greg Bellows --- target-arm/cpu.c | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/target-arm/cpu.c b/target-arm/cpu.c index d77be99..46ee1fe 100644 --- a/target-arm/cpu.c +++ b/target-arm/cpu.c @@ -551,6 +551,7 @@ static void arm1176_initfn(Object *obj) set_feature(&cpu->env, ARM_FEATURE_DUMMY_C15_REGS); set_feature(&cpu->env, ARM_FEATURE_CACHE_DIRTY_REG); set_feature(&cpu->env, ARM_FEATURE_CACHE_BLOCK_OPS); + set_feature(&cpu->env, ARM_FEATURE_EL3); cpu->midr = 0x410fb767; cpu->reset_fpsid = 0x410120b5; cpu->mvfr0 = 0x11111111; @@ -637,6 +638,7 @@ static void cortex_a8_initfn(Object *obj) set_feature(&cpu->env, ARM_FEATURE_NEON); set_feature(&cpu->env, ARM_FEATURE_THUMB2EE); set_feature(&cpu->env, ARM_FEATURE_DUMMY_C15_REGS); + set_feature(&cpu->env, ARM_FEATURE_EL3); cpu->midr = 0x410fc080; cpu->reset_fpsid = 0x410330c0; cpu->mvfr0 = 0x11110222; @@ -703,6 +705,7 @@ static void cortex_a9_initfn(Object *obj) set_feature(&cpu->env, ARM_FEATURE_VFP_FP16); set_feature(&cpu->env, ARM_FEATURE_NEON); set_feature(&cpu->env, ARM_FEATURE_THUMB2EE); + set_feature(&cpu->env, ARM_FEATURE_EL3); /* Note that A9 supports the MP extensions even for * A9UP and single-core A9MP (which are both different * and valid configurations; we don't model A9UP). @@ -769,6 +772,7 @@ static void cortex_a15_initfn(Object *obj) set_feature(&cpu->env, ARM_FEATURE_DUMMY_C15_REGS); set_feature(&cpu->env, ARM_FEATURE_CBAR_RO); set_feature(&cpu->env, ARM_FEATURE_LPAE); + set_feature(&cpu->env, ARM_FEATURE_EL3); cpu->kvm_target = QEMU_KVM_ARM_TARGET_CORTEX_A15; cpu->midr = 0x412fc0f1; cpu->reset_fpsid = 0x410430f0;