From patchwork Wed Feb 26 18:02:07 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 25377 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-pd0-f197.google.com (mail-pd0-f197.google.com [209.85.192.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 70E9320636 for ; Wed, 26 Feb 2014 18:12:04 +0000 (UTC) Received: by mail-pd0-f197.google.com with SMTP id y10sf2859644pdj.4 for ; Wed, 26 Feb 2014 10:12:03 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:date :message-id:in-reply-to:references:cc:subject:precedence:list-id :list-unsubscribe:list-archive:list-post:list-help:list-subscribe :errors-to:sender:x-original-sender :x-original-authentication-results:mailing-list; bh=6wBDMmBkZs1iEObZfZV/M0TbXcGGV4u6D8SuAn4+FBc=; b=HYDBIMKBGbyXioWapqJ66rK5hZIsAdbKm1hbrclNhlz6MrdTXIoH3yb2y2fvQPecpo BoNWSClQ5FkPuLRcPqCh2Nk/oRznxUOTyzrJTb6Pl9VUsUPFDyecA+v0TLhhQGOUbSGl FaRJHhYIDzjiei/UPilajSVOY19WCammYMNeVPlZmTNJMs/x3XsqVCIeYmOz2CQ0qp7N 1ErxbZe0dnAC1gXOo0qsaEvgsksh7vAldfykQwVibaNHKvkimaPUXZYdWsl5tOJPCSRu AZWzJhbbJm8abvOHe97OAWDiqyoquEYOvYuJUs/rCkONleC+GCeh3lyFSeV8w2hiWY4j JHyQ== X-Gm-Message-State: ALoCoQnZ79Nux9C1ipGj0ex9zgD6tL7KMGR9JJoHt0i7MZV3l+0Kw8ZFihfctIae7OKbyFkm/PlI X-Received: by 10.68.223.202 with SMTP id qw10mr3167777pbc.6.1393438323619; Wed, 26 Feb 2014 10:12:03 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.80.115 with SMTP id b106ls337044qgd.97.gmail; Wed, 26 Feb 2014 10:12:03 -0800 (PST) X-Received: by 10.220.159.4 with SMTP id h4mr7002039vcx.1.1393438322915; Wed, 26 Feb 2014 10:12:02 -0800 (PST) Received: from mail-vc0-f172.google.com (mail-vc0-f172.google.com [209.85.220.172]) by mx.google.com with ESMTPS id sm10si437169vec.43.2014.02.26.10.12.02 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 26 Feb 2014 10:12:02 -0800 (PST) Received-SPF: neutral (google.com: 209.85.220.172 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.220.172; Received: by mail-vc0-f172.google.com with SMTP id lf12so1342230vcb.3 for ; Wed, 26 Feb 2014 10:12:02 -0800 (PST) X-Received: by 10.221.66.132 with SMTP id xq4mr17905vcb.57.1393438322835; Wed, 26 Feb 2014 10:12:02 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.174.196 with SMTP id u4csp45030vcz; Wed, 26 Feb 2014 10:12:02 -0800 (PST) X-Received: by 10.140.40.5 with SMTP id w5mr1063474qgw.65.1393438322016; Wed, 26 Feb 2014 10:12:02 -0800 (PST) Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id k3si443305qcz.26.2014.02.26.10.12.01 for (version=TLSv1 cipher=RC4-SHA bits=128/128); Wed, 26 Feb 2014 10:12:02 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Received: from localhost ([::1]:42218 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1WIixd-00049T-FB for patch@linaro.org; Wed, 26 Feb 2014 13:12:01 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:34092) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1WIiom-0000rZ-7R for qemu-devel@nongnu.org; Wed, 26 Feb 2014 13:02:52 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1WIiol-0007NA-76 for qemu-devel@nongnu.org; Wed, 26 Feb 2014 13:02:52 -0500 Received: from mnementh.archaic.org.uk ([2001:8b0:1d0::1]:46191) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1WIiol-0007Eu-1D for qemu-devel@nongnu.org; Wed, 26 Feb 2014 13:02:51 -0500 Received: from pm215 by mnementh.archaic.org.uk with local (Exim 4.80) (envelope-from ) id 1WIioW-00069y-2j; Wed, 26 Feb 2014 18:02:36 +0000 From: Peter Maydell To: Anthony Liguori Date: Wed, 26 Feb 2014 18:02:07 +0000 Message-Id: <1393437755-23586-18-git-send-email-peter.maydell@linaro.org> X-Mailer: git-send-email 1.7.10.4 In-Reply-To: <1393437755-23586-1-git-send-email-peter.maydell@linaro.org> References: <1393437755-23586-1-git-send-email-peter.maydell@linaro.org> X-detected-operating-system: by eggs.gnu.org: Error: Malformed IPv6 address (bad octet value). X-Received-From: 2001:8b0:1d0::1 Cc: Blue Swirl , qemu-devel@nongnu.org, Aurelien Jarno Subject: [Qemu-devel] [PULL 17/45] target-arm: Implement AArch64 MIDR_EL1 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.14 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: , List-Help: , List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.maydell@linaro.org X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.220.172 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 Implement the AArch64 view of the MIDR system register (for AArch64 it is a simple constant, unlike the complicated mess that TI925 imposes on the 32-bit view). Signed-off-by: Peter Maydell Reviewed-by: Peter Crosthwaite --- target-arm/helper.c | 3 +++ 1 file changed, 3 insertions(+) diff --git a/target-arm/helper.c b/target-arm/helper.c index ff1ed7d..e557533 100644 --- a/target-arm/helper.c +++ b/target-arm/helper.c @@ -1720,6 +1720,9 @@ void register_cp_regs_for_features(ARMCPU *cpu) .writefn = arm_cp_write_ignore, .raw_writefn = raw_write, .fieldoffset = offsetof(CPUARMState, cp15.c0_cpuid), .type = ARM_CP_OVERRIDE }, + { .name = "MIDR_EL1", .state = ARM_CP_STATE_AA64, + .opc0 = 3, .opc1 = 0, .opc2 = 0, .crn = 0, .crm = 0, + .access = PL1_R, .resetvalue = cpu->midr, .type = ARM_CP_CONST }, { .name = "CTR", .cp = 15, .crn = 0, .crm = 0, .opc1 = 0, .opc2 = 1, .access = PL1_R, .type = ARM_CP_CONST, .resetvalue = cpu->ctr },