From patchwork Tue Jan 28 11:22:30 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Will Newton X-Patchwork-Id: 23782 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-pa0-f69.google.com (mail-pa0-f69.google.com [209.85.220.69]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 09490202FA for ; Tue, 28 Jan 2014 11:22:52 +0000 (UTC) Received: by mail-pa0-f69.google.com with SMTP id fa1sf510806pad.0 for ; Tue, 28 Jan 2014 03:22:52 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :list-post:list-help:list-archive:list-unsubscribe; bh=mtC5vG01XFZDOLxVOewr4zt6fp1T0b2/eL8YiGsS0ck=; b=AT5Fo/TBMsAMD8R/dt7wY6Rot3y/Qm2oJi94662GMzhRs71vJCyS7WwG0FTAnPOTh2 0aWLKZrGWM30ocSe/I6pVxEpucF+gnTfhpPx78SAfgceZJjm6xRypZ+mNhaCU6LKNLWz APdTI92dnfd/EuIRgbgG2SKbYoQAFcKw8pqfTD5TarpgLLjLoK67COoL/nmKO7RTcA3H fmm0ajZMUR4d9ijWC7jhpyFTwJSQAA4mUw8v0jwkyNgQ41A8+msRpH61b+x85YP2B/6x R2Pjwluee15NjgydbHItXAzkYYUpNOwPh0o89vhOeOu5055GJdEAeqRxhWJ8GRFhDRhh YPKg== X-Gm-Message-State: ALoCoQkXfYtBi+aZHxvEmc8OpwBrIVk03coS3k7Jar0dTfocImBrJTN1g9Jel1iF0Ux+BZMjOpRu X-Received: by 10.66.137.8 with SMTP id qe8mr305870pab.46.1390908172066; Tue, 28 Jan 2014 03:22:52 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.109.137 with SMTP id l9ls1019785qgf.40.gmail; Tue, 28 Jan 2014 03:22:51 -0800 (PST) X-Received: by 10.53.13.44 with SMTP id ev12mr491310vdd.17.1390908171945; Tue, 28 Jan 2014 03:22:51 -0800 (PST) Received: from mail-ve0-f172.google.com (mail-ve0-f172.google.com [209.85.128.172]) by mx.google.com with ESMTPS id sk6si6243014vcb.77.2014.01.28.03.22.51 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 28 Jan 2014 03:22:51 -0800 (PST) Received-SPF: neutral (google.com: 209.85.128.172 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.128.172; Received: by mail-ve0-f172.google.com with SMTP id c14so151713vea.31 for ; Tue, 28 Jan 2014 03:22:51 -0800 (PST) X-Received: by 10.221.20.199 with SMTP id qp7mr610714vcb.24.1390908171869; Tue, 28 Jan 2014 03:22:51 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patches@linaro.org Received: by 10.220.174.196 with SMTP id u4csp22918vcz; Tue, 28 Jan 2014 03:22:51 -0800 (PST) X-Received: by 10.152.170.135 with SMTP id am7mr577015lac.23.1390908170748; Tue, 28 Jan 2014 03:22:50 -0800 (PST) Received: from mail-lb0-f181.google.com (mail-lb0-f181.google.com [209.85.217.181]) by mx.google.com with ESMTPS id ya3si6644827lbb.41.2014.01.28.03.22.50 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 28 Jan 2014 03:22:50 -0800 (PST) Received-SPF: neutral (google.com: 209.85.217.181 is neither permitted nor denied by best guess record for domain of will.newton@linaro.org) client-ip=209.85.217.181; Received: by mail-lb0-f181.google.com with SMTP id z5so202545lbh.12 for ; Tue, 28 Jan 2014 03:22:50 -0800 (PST) X-Received: by 10.112.50.197 with SMTP id e5mr609726lbo.4.1390908170173; Tue, 28 Jan 2014 03:22:50 -0800 (PST) Received: from localhost.localdomain (cpc6-seac21-2-0-cust453.7-2.cable.virginm.net. [82.1.113.198]) by mx.google.com with ESMTPSA id a8sm22366424lae.5.2014.01.28.03.22.48 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 28 Jan 2014 03:22:49 -0800 (PST) From: Will Newton To: qemu-devel@nongnu.org Cc: Peter Maydell , patches@linaro.org Subject: [PATCH v2 06/11] target-arm: Add support for AArch32 SIMD VRINTX Date: Tue, 28 Jan 2014 11:22:30 +0000 Message-Id: <1390908155-23475-6-git-send-email-will.newton@linaro.org> X-Mailer: git-send-email 1.8.1.4 In-Reply-To: <1390908155-23475-1-git-send-email-will.newton@linaro.org> References: <1390908155-23475-1-git-send-email-will.newton@linaro.org> X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: will.newton@linaro.org X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.128.172 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Precedence: list Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org List-ID: X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add support for the AArch32 Advanced SIMD VRINTX instruction. Signed-off-by: Will Newton Reviewed-by: Peter Maydell --- target-arm/translate.c | 11 ++++++++++- 1 file changed, 10 insertions(+), 1 deletion(-) diff --git a/target-arm/translate.c b/target-arm/translate.c index 9eb5b92..c179817 100644 --- a/target-arm/translate.c +++ b/target-arm/translate.c @@ -4709,6 +4709,7 @@ static const uint8_t neon_3r_sizes[] = { #define NEON_2RM_VMOVN 36 /* Includes VQMOVN, VQMOVUN */ #define NEON_2RM_VQMOVN 37 /* Includes VQMOVUN */ #define NEON_2RM_VSHLL 38 +#define NEON_2RM_VRINTX 41 #define NEON_2RM_VCVT_F16_F32 44 #define NEON_2RM_VCVT_F32_F16 46 #define NEON_2RM_VRECPE 56 @@ -4724,7 +4725,7 @@ static int neon_2rm_is_float_op(int op) { /* Return true if this neon 2reg-misc op is float-to-float */ return (op == NEON_2RM_VABS_F || op == NEON_2RM_VNEG_F || - op >= NEON_2RM_VRECPE_F); + op == NEON_2RM_VRINTX || op >= NEON_2RM_VRECPE_F); } /* Each entry in this array has bit n set if the insn allows @@ -4768,6 +4769,7 @@ static const uint8_t neon_2rm_sizes[] = { [NEON_2RM_VMOVN] = 0x7, [NEON_2RM_VQMOVN] = 0x7, [NEON_2RM_VSHLL] = 0x7, + [NEON_2RM_VRINTX] = 0x4, [NEON_2RM_VCVT_F16_F32] = 0x2, [NEON_2RM_VCVT_F32_F16] = 0x2, [NEON_2RM_VRECPE] = 0x4, @@ -6480,6 +6482,13 @@ static int disas_neon_data_insn(CPUARMState * env, DisasContext *s, uint32_t ins } neon_store_reg(rm, pass, tmp2); break; + case NEON_2RM_VRINTX: + { + TCGv_ptr fpstatus = get_fpstatus_ptr(1); + gen_helper_rints_exact(cpu_F0s, cpu_F0s, fpstatus); + tcg_temp_free_ptr(fpstatus); + break; + } case NEON_2RM_VRECPE: gen_helper_recpe_u32(tmp, tmp, cpu_env); break;