Toggle navigation
Patchwork
qemu-devel
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Series =
target/riscv: support vector extension v0.7.1
| Archived =
No
| 32 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Search
Archived
No
Yes
Both
Delegate
------
Nobody
andy.doan@linaro.org
andy.doan@linaro.org
Apply
Patch
Series
S/W/F
Date
Submitter
Delegate
State
[v11,61/61] target/riscv: configure and turn on vector extension from command line
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,60/61] target/riscv: vector compress instruction
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,58/61] target/riscv: vector slide instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
New
[v11,56/61] target/riscv: integer scalar move instruction
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,54/61] target/riscv: vector element index instruction
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,52/61] target/riscv: set-X-first mask bit
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,49/61] target/riscv: vector mask-register logical instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,48/61] target/riscv: vector widening floating-point reduction instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,47/61] target/riscv: vector single-width floating-point reduction instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,45/61] target/riscv: vector single-width integer reduction instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,42/61] target/riscv: vector floating-point/integer type-convert instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,40/61] target/riscv: vector floating-point classify instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,38/61] target/riscv: vector floating-point sign-injection instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
New
[v11,36/61] target/riscv: vector floating-point square-root instruction
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
New
[v11,34/61] target/riscv: vector single-width floating-point fused multiply-add instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
New
[v11,32/61] target/riscv: vector single-width floating-point multiply/divide instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,29/61] target/riscv: vector narrowing fixed-point clip instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,27/61] target/riscv: vector widening saturating scaled multiply-add
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,25/61] target/riscv: vector single-width averaging add and subtract
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,23/61] target/riscv: vector integer merge and move instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,21/61] target/riscv: vector single-width integer multiply-add instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,19/61] target/riscv: vector integer divide instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,18/61] target/riscv: vector single-width integer multiply instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,16/61] target/riscv: vector integer comparison instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
New
[v11,14/61] target/riscv: vector single-width bit shift instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,12/61] target/riscv: vector integer add-with-carry / subtract-with-borrow instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,10/61] target/riscv: vector single-width integer add and subtract
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,08/61] target/riscv: add fault-only-first unit stride load
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
New
[v11,06/61] target/riscv: add vector stride load and store instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,05/61] target/riscv: add an internals.h header
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,03/61] target/riscv: support vector extension csr
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded
[v11,01/61] target/riscv: add vector extension field in CPURISCVState
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-23
LIU Zhiwei
Superseded