Toggle navigation
Patchwork
qemu-devel
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Series =
target/riscv: support vector extension v0.7.1
| Archived =
No
| 31 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Search
Archived
No
Yes
Both
Delegate
------
Nobody
andy.doan@linaro.org
andy.doan@linaro.org
Apply
Patch
Series
S/W/F
Date
Submitter
Delegate
State
[v12,60/61] target/riscv: vector compress instruction
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,59/61] target/riscv: vector register gather instruction
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,57/61] target/riscv: floating-point scalar move instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,56/61] target/riscv: integer scalar move instruction
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,53/61] target/riscv: vector iota instruction
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,50/61] target/riscv: vector mask population count vmpopc
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,48/61] target/riscv: vector widening floating-point reduction instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,46/61] target/riscv: vector wideing integer reduction instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,45/61] target/riscv: vector single-width integer reduction instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,44/61] target/riscv: narrowing floating-point/integer type-convert instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,42/61] target/riscv: vector floating-point/integer type-convert instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,39/61] target/riscv: vector floating-point compare instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,38/61] target/riscv: vector floating-point sign-injection instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,37/61] target/riscv: vector floating-point min/max instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,36/61] target/riscv: vector floating-point square-root instruction
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,34/61] target/riscv: vector single-width floating-point fused multiply-add instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,32/61] target/riscv: vector single-width floating-point multiply/divide instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,29/61] target/riscv: vector narrowing fixed-point clip instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,28/61] target/riscv: vector single-width scaling shift instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,25/61] target/riscv: vector single-width averaging add and subtract
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,20/61] target/riscv: vector widening integer multiply instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,18/61] target/riscv: vector single-width integer multiply instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,15/61] target/riscv: vector narrowing integer right shift instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,13/61] target/riscv: vector bitwise logical instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,12/61] target/riscv: vector integer add-with-carry / subtract-with-borrow instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,11/61] target/riscv: vector widening integer add and subtract
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,09/61] target/riscv: add vector amo operations
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,08/61] target/riscv: add fault-only-first unit stride load
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,06/61] target/riscv: add vector stride load and store instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,04/61] target/riscv: add vector configure instruction
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded
[v12,02/61] target/riscv: implementation-defined constant parameters
target/riscv: support vector extension v0.7.1
-
-
-
2020-07-01
LIU Zhiwei
Superseded