Toggle navigation
Patchwork
qemu-devel
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Series =
target/riscv: support vector extension v0.7.1
| 32 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Search
Archived
No
Yes
Both
Delegate
------
Nobody
andy.doan@linaro.org
andy.doan@linaro.org
Apply
Patch
Series
S/W/F
Date
Submitter
Delegate
State
[v9,61/61] target/riscv: configure and turn on vector extension from command line
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
Superseded
[v9,60/61] target/riscv: vector compress instruction
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
New
[v9,59/61] target/riscv: vector register gather instruction
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
Superseded
[v9,55/61] target/riscv: integer extract instruction
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
New
[v9,53/61] target/riscv: vector iota instruction
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
New
[v9,52/61] target/riscv: set-X-first mask bit
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
New
[v9,50/61] target/riscv: vector mask population count vmpopc
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
Superseded
[v9,49/61] target/riscv: vector mask-register logical instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
New
[v9,47/61] target/riscv: vector single-width floating-point reduction instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
New
[v9,46/61] target/riscv: vector wideing integer reduction instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
New
[v9,45/61] target/riscv: vector single-width integer reduction instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
Superseded
[v9,42/61] target/riscv: vector floating-point/integer type-convert instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
New
[v9,40/61] target/riscv: vector floating-point classify instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
New
[v9,37/61] target/riscv: vector floating-point min/max instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
Superseded
[v9,35/61] target/riscv: vector widening floating-point fused multiply-add instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
Superseded
[v9,32/61] target/riscv: vector single-width floating-point multiply/divide instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
New
[v9,31/61] target/riscv: vector widening floating-point add/subtract instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
Superseded
[v9,29/61] target/riscv: vector narrowing fixed-point clip instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
Superseded
[v9,28/61] target/riscv: vector single-width scaling shift instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
New
[v9,24/61] target/riscv: vector single-width saturating add and subtract
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
New
[v9,23/61] target/riscv: vector integer merge and move instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
Superseded
[v9,22/61] target/riscv: vector widening integer multiply-add instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
Superseded
[v9,21/61] target/riscv: vector single-width integer multiply-add instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
Superseded
[v9,19/61] target/riscv: vector integer divide instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
Superseded
[v9,15/61] target/riscv: vector narrowing integer right shift instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
New
[v9,14/61] target/riscv: vector single-width bit shift instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
Superseded
[v9,13/61] target/riscv: vector bitwise logical instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
New
[v9,12/61] target/riscv: vector integer add-with-carry / subtract-with-borrow instructions
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
Superseded
[v9,11/61] target/riscv: vector widening integer add and subtract
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
Superseded
[v9,05/61] target/riscv: add an internals.h header
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
Superseded
[v9,02/61] target/riscv: implementation-defined constant parameters
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
Superseded
[v9,01/61] target/riscv: add vector extension field in CPURISCVState
target/riscv: support vector extension v0.7.1
-
-
-
2020-06-10
LIU Zhiwei
New