Toggle navigation
Patchwork
qemu-devel
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Series =
target/arm: Convert a64 advsimd to decodetree (part 1)
| 57 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Search
Archived
No
Yes
Both
Delegate
------
Nobody
andy.doan@linaro.org
andy.doan@linaro.org
Apply
Patch
Series
S/W/F
Date
Submitter
Delegate
State
[57/57] target/arm: Convert SQDMULH, SQRDMULH to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[56/57] target/arm: Tidy SQDMULH, SQRDMULH (vector)
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[55/57] target/arm: Convert MLA, MLS to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[54/57] target/arm: Convert MUL, PMUL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[53/57] target/arm: Convert SABA, SABD, UABA, UABD to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[52/57] target/arm: Convert SMAX, SMIN, UMAX, UMIN to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[51/57] target/arm: Convert SRHADD, URHADD to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[50/57] target/arm: Convert SRHADD, URHADD to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[49/57] target/arm: Convert SHSUB, UHSUB to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[48/57] target/arm: Convert SHSUB, UHSUB to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[47/57] target/arm: Convert SHADD, UHADD to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[46/57] target/arm: Convert SHADD, UHADD to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[45/57] target/arm: Use TCG_COND_TSTNE in gen_cmtst_{i32,i64}
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[44/57] target/arm: Convert CMGT, CMHI, CMGE, CMHS, CMTST, CMEQ to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[43/57] target/arm: Convert ADD, SUB (vector) to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[42/57] target/arm: Convert SQRSHL, UQRSHL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[41/57] target/arm: Convert SQRSHL and UQRSHL (register) to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[40/57] target/arm: Convert SQSHL, UQSHL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[39/57] target/arm: Convert SQSHL and UQSHL (register) to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[38/57] target/arm: Convert SRSHL, URSHL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[37/57] target/arm: Convert SRSHL and URSHL (register) to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[36/57] target/arm: Convert SSHL, USHL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[35/57] target/arm: Convert SUQADD, USQADD to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[34/57] target/arm: Convert SQADD, SQSUB, UQADD, UQSUB to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[33/57] target/arm: Inline scalar SQADD, UQADD, SQSUB, UQSUB
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[32/57] target/arm: Inline scalar SUQADD and USQADD
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[31/57] target/arm: Convert SUQADD and USQADD to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[30/57] target/arm: Improve vector UQADD, UQSUB, SQADD, SQSUB
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[29/57] target/arm: Convert disas_simd_3same_logic to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[28/57] target/arm: Convert FMLAL, FMLSL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[27/57] target/arm: Use gvec for neon pmax, pmin
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[26/57] target/arm: Convert SMAXP, SMINP, UMAXP, UMINP to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[25/57] target/arm: Use gvec for neon padd
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[24/57] target/arm: Convert ADDP to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[23/57] target/arm: Use gvec for neon faddp, fmaxp, fminp
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[22/57] target/arm: Convert FMAXP, FMINP, FMAXNMP, FMINNMP to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[21/57] target/arm: Convert FADDP to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[20/57] target/arm: Convert FRECPS, FRSQRTS to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[19/57] target/arm: Convert FABD to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[18/57] target/arm: Convert FCMEQ, FCMGE, FCMGT, FACGE, FACGT to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[17/57] target/arm: Convert FMLA, FMLS to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[16/57] target/arm: Convert FNMUL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[15/57] target/arm: Expand vfp neg and abs inline
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[14/57] target/arm: Convert FMAX, FMIN, FMAXNM, FMINNM to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[13/57] target/arm: Convert FADD, FSUB, FDIV, FMUL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[12/57] target/arm: Convert FMULX to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[11/57] target/arm: Convert Advanced SIMD copy to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[10/57] target/arm: Convert XAR to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[09/57] target/arm: Convert Cryptographic 3-register, imm2 to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[08/57] target/arm: Convert Cryptographic 4-register to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[07/57] target/arm: Convert Cryptographic 2-register SHA512 to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[06/57] target/arm: Convert Cryptographic 3-register SHA512 to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[05/57] target/arm: Convert Cryptographic 2-register SHA to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[04/57] target/arm: Convert Cryptographic 3-register SHA to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[03/57] target/arm: Convert Cryptographic AES to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[02/57] target/arm: Split out gengvec64.c
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded
[01/57] target/arm: Split out gengvec.c
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-06
Richard Henderson
Superseded