Toggle navigation
Patchwork
qemu-devel
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Series =
target/arm: Convert exception, system, loads and stores to decodetree
| 20 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Search
Archived
No
Yes
Both
Delegate
------
Nobody
andy.doan@linaro.org
andy.doan@linaro.org
Apply
Patch
Series
S/W/F
Date
Submitter
Delegate
State
[20/20] target/arm: Convert load/store tags insns to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[19/20] target/arm: Convert load/store single structure to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[18/20] target/arm: Convert load/store (multiple structures) to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[17/20] target/arm: Convert LDAPR/STLR (imm) to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[16/20] target/arm: Convert load (pointer auth) insns to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[15/20] target/arm: Convert atomic memory ops to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[14/20] target/arm: Convert LDR/STR reg+reg to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[13/20] target/arm: Convert LDR/STR with 12-bit immediate to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[12/20] target/arm: Convert ld/st reg+imm9 insns to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[11/20] target/arm: Convert load/store-pair to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[10/20] target/arm: Convert load reg (literal) group to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[09/20] target/arm: Convert LDXP, STXP, CASP, CAS to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[08/20] target/arm: Convert load/store exclusive and ordered to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[07/20] target/arm: Convert exception generation instructions to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[06/20] target/arm: Convert MSR (reg), MRS, SYS, SYSL to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[05/20] target/arm: Convert MSR (immediate) to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[04/20] target/arm: Convert CFINV, XAFLAG and AXFLAG to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[03/20] target/arm: Convert barrier insns to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[02/20] target/arm: Convert hint instruction space to decodetree
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded
[01/20] target/arm: Fix return value from LDSMIN/LDSMAX 8/16 bit atomics
target/arm: Convert exception, system, loads and stores to decodetree
-
-
-
2023-06-02
Peter Maydell
Superseded