Toggle navigation
Patchwork
qemu-devel
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Series =
target/openrisc improvements
| 20 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Search
Archived
No
Yes
Both
Delegate
------
Nobody
andy.doan@linaro.org
andy.doan@linaro.org
Apply
Patch
Series
S/W/F
Date
Submitter
Delegate
State
[20/20] target/or1k: Add support in scripts/qemu-binfmt-conf.sh
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded
[19/20] target/openrisc: Add print_insn_or1k
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded
[18/20] target/openrisc: Reorg tlb lookup
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded
[17/20] target/openrisc: Increase the TLB size
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
New
[16/20] target/openrisc: Log interrupts
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded
[15/20] target/openrisc: Stub out handle_mmu_fault for softmmu
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded
[14/20] target/openrisc: Use identical sizes for ITLB and DTLB
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded
[13/20] target/openrisc: Fix cpu_mmu_index
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded
[12/20] target/openrisc: Fix tlb flushing in mtspr
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded
[11/20] target/openrisc: Reduce tlb to a single dimension
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded
[10/20] target/openrisc: Merge mmu_helper.c into mmu.c
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded
[09/20] target/openrisc: Remove indirect function calls for mmu
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded
[08/20] target/openrisc: Merge tlb allocation into CPUOpenRISCState
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded
[07/20] target/openrisc: Form the spr index from tcg
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded
[06/20] target/openrisc: Exit the TB after l.mtspr
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded
[05/20] target/openrisc: Split out is_user
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded
[04/20] target/openrisc: Link more translation blocks
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded
[03/20] target/openrisc: Fix singlestep_enabled
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded
[02/20] target/openrisc: Use exit_tb instead of CPU_INTERRUPT_EXITTB
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded
[01/20] target/openrisc: Remove DISAS_JUMP & DISAS_TB_JUMP
target/openrisc improvements
-
-
-
2018-05-27
Richard Henderson
Superseded