Toggle navigation
Patchwork
qemu-devel
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: State =
Action Required
| 23021 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Search
Archived
No
Yes
Both
Delegate
------
Nobody
andy.doan@linaro.org
andy.doan@linaro.org
Apply
«
1
2
...
5
6
7
…
230
231
»
Patch
Series
S/W/F
Date
Submitter
Delegate
State
[RISU] risugen/aarch64: FCMP*Z* require rm == 0
[RISU] risugen/aarch64: FCMP*Z* require rm == 0
-
-
-
2024-11-17
Richard Henderson
New
[PULL,v2,00/15] tcg + linux-user patch queue
-
-
-
2024-11-16
Richard Henderson
New
[RISU] risugen/aarch64: SMULH and UMULH require ra == 31
[RISU] risugen/aarch64: SMULH and UMULH require ra == 31
-
-
-
2024-11-16
Richard Henderson
New
[PULL,13/14] linux-user/arm: Select vdso for be8 and be32 modes
[PULL,01/14] linux-user: Fix setreuid and setregid to use direct syscalls
-
-
-
2024-11-15
Richard Henderson
New
[PULL,08/14] linux-user: Drop image_info.alignment
[PULL,01/14] linux-user: Fix setreuid and setregid to use direct syscalls
-
-
-
2024-11-15
Richard Henderson
New
[PULL,06/14] cpu: ensure we don't call start_exclusive from cpu_exec
[PULL,01/14] linux-user: Fix setreuid and setregid to use direct syscalls
-
-
-
2024-11-15
Richard Henderson
New
[PULL,04/14] tests/tcg: Test that sigreturn() does not corrupt the signal mask
[PULL,01/14] linux-user: Fix setreuid and setregid to use direct syscalls
-
-
-
2024-11-15
Richard Henderson
New
[PULL,00/14] tcg + linux-user patch queue
-
-
-
2024-11-15
Richard Henderson
New
[10/10] hw/core/cpu: Pass CPUArchState to cpu_dump_state() handler
accel/tcg: API prototype cleanups
-
-
-
2024-11-15
Philippe Mathieu-Daudé
New
[09/10] hw/core/cpu: Pass CPUArchState to restore_state_to_opc() handler
accel/tcg: API prototype cleanups
-
-
-
2024-11-15
Philippe Mathieu-Daudé
New
[08/10] hw/core/cpu: Pass CPUArchState to set/get_pc() handlers
accel/tcg: API prototype cleanups
-
-
-
2024-11-15
Philippe Mathieu-Daudé
New
[07/10] accel/tcg: Reduce log_pc() declaration scope
accel/tcg: API prototype cleanups
-
-
-
2024-11-15
Philippe Mathieu-Daudé
New
[06/10] accel/tcg: Remove cpu_unwind_state_data() unused CPUState argument
accel/tcg: API prototype cleanups
-
-
-
2024-11-15
Philippe Mathieu-Daudé
New
[05/10] accel/tcg: Move cpu_unwind_state_data() declaration
accel/tcg: API prototype cleanups
-
-
-
2024-11-15
Philippe Mathieu-Daudé
New
[04/10] accel/tcg: Ensure frontends define restore_state_to_opc handler
accel/tcg: API prototype cleanups
-
-
-
2024-11-15
Philippe Mathieu-Daudé
New
[03/10] target/sparc: Move sparc_restore_state_to_opc() to cpu.c
accel/tcg: API prototype cleanups
-
-
-
2024-11-15
Philippe Mathieu-Daudé
New
[RESEND,v2,19/19] hw/net/xilinx_ethlite: Map RESERVED I/O as unimplemented
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[RESEND,v2,18/19] hw/net/xilinx_ethlite: Rename 'mmio' MR as 'container'
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[RESEND,v2,17/19] hw/net/xilinx_ethlite: Map the RAM buffer as RAM memory region
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[RESEND,v2,16/19] hw/net/xilinx_ethlite: Map TX_CTRL as MMIO
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[RESEND,v2,15/19] hw/net/xilinx_ethlite: Map TX_GIE as MMIO
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[RESEND,v2,14/19] hw/net/xilinx_ethlite: Map TX_LEN as MMIO
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[RESEND,v2,13/19] hw/net/xilinx_ethlite: Map RX_CTRL as MMIO
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[RESEND,v2,12/19] hw/net/xilinx_ethlite: Access TX_CTRL register for each port
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[RESEND,v2,11/19] hw/net/xilinx_ethlite: Access TX_LEN register for each port
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[RESEND,v2,10/19] hw/net/xilinx_ethlite: Access TX_GIE register for each port
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[RESEND,v2,09/19] hw/net/xilinx_ethlite: Introduce rxbuf_ptr() helper
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[RESEND,v2,08/19] hw/net/xilinx_ethlite: Introduce txbuf_ptr() helper
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[RESEND,v2,07/19] hw/net/xilinx_ethlite: Rename rxbuf -> port_index
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[RESEND,v2,06/19] hw/net/xilinx_ethlite: Map MDIO registers (as unimplemented)
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[RESEND,v2,05/19] hw/net/xilinx_ethlite: Correct maximum RX buffer size
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[RESEND,v2,04/19] hw/net/xilinx_ethlite: Update QOM style
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[RESEND,v2,03/19] hw/net/xilinx_ethlite: Remove unuseful debug logs
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[RESEND,v2,02/19] hw/net/xilinx_ethlite: Convert some debug logs to trace events
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[RESEND,v2,01/19] hw/microblaze: Restrict MemoryRegionOps are implemented as 32-bit
hw/net/xilinx_ethlite: Map RAM buffers as RAM and remove tswap() calls
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[v2,54/54] accel/tcg: Return CPUTLBEntryTree from tlb_set_page_full
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,53/54] accel/tcg: Merge tlb_fill_align into callers
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,52/54] accel/tcg: Unexport tlb_set_page*
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,51/54] accel/tcg: Drop TCGCPUOps.tlb_fill
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,50/54] target/xtensa: Convert to TCGCPUOps.tlb_fill_align
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,49/54] target/tricore: Convert to TCGCPUOps.tlb_fill_align
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,48/54] target/sparc: Convert to TCGCPUOps.tlb_fill_align
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,47/54] target/sh4: Convert to TCGCPUOps.tlb_fill_align
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,46/54] target/s390x: Convert to TCGCPUOps.tlb_fill_align
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,45/54] target/rx: Convert to TCGCPUOps.tlb_fill_align
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,44/54] target/riscv: Convert to TCGCPUOps.tlb_fill_align
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,43/54] target/ppc: Convert to TCGCPUOps.tlb_fill_align
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,42/54] target/openrisc: Convert to TCGCPUOps.tlb_fill_align
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,41/54] target/mips: Convert to TCGCPUOps.tlb_fill_align
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,40/54] target/microblaze: Convert to TCGCPUOps.tlb_fill_align
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,39/54] target/m68k: Do not call tlb_set_page in helper_ptest
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,38/54] target/m68k: Convert to TCGCPUOps.tlb_fill_align
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,37/54] target/loongarch: Convert to TCGCPUOps.tlb_fill_align
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,36/54] target/i386: Convert to TCGCPUOps.tlb_fill_align
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,35/54] target/avr: Convert to TCGCPUOps.tlb_fill_align
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,34/54] target/alpha: Convert to TCGCPUOps.tlb_fill_align
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,33/54] accel/tcg: Remove CPUTLBDesc.fulltlb
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,32/54] accel/tcg: Link CPUTLBEntry to CPUTLBEntryTree
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,31/54] accel/tcg: Always use IntervalTree for code lookups
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,30/54] accel/tcg: Merge mmu_lookup1 into mmu_lookup
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,29/54] accel/tcg: Partially unify MMULookupPageData and TLBLookupOutput
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,28/54] accel/tcg: Introduce tlb_lookup
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,27/54] accel/tcg: Return CPUTLBEntryFull not pointer in probe_access_internal
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,26/54] accel/tcg: Return CPUTLBEntryFull not pointer in probe_access_full
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,25/54] accel/tcg: Return CPUTLBEntryFull not pointer in probe_access_full_mmu
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,24/54] accel/tcg: Preserve tlb flags in tlb_set_compare
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,23/54] accel/tcg: Check original prot bits for read in atomic_mmu_lookup
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,22/54] accel/tcg: Call cpu_ld*_code_mmu from cpu_ld*_code
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,21/54] accel/tcg: Delay plugin adjustment in probe_access_internal
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,20/54] include/exec/tlb-common: Move CPUTLBEntryFull from hw/core/cpu.h
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,19/54] accel/tcg: Remove tlb_n_used_entries_inc
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,18/54] accel/tcg: Remove the victim tlb
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,17/54] accel/tcg: Replace victim_tlb_hit with tlbtree_hit
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,16/54] accel/tcg: Pass full addr to victim_tlb_hit
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,15/54] accel/tcg: Use tlb_hit_page in victim_tlb_hit
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,14/54] accel/tcg: Process IntervalTree entries in tlb_set_dirty
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,13/54] accel/tcg: Process IntervalTree entries in tlb_reset_dirty
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,12/54] accel/tcg: Remove IntervalTree entries in tlb_flush_range_locked
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,11/54] accel/tcg: Remove IntervalTree entry in tlb_flush_page_locked
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,10/54] accel/tcg: Populate IntervalTree in tlb_set_page_full
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,09/54] accel/tcg: Add IntervalTreeRoot to CPUTLBDesc
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,08/54] accel/tcg: Flush entire tlb when a masked range wraps
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,07/54] accel/tcg: Assert bits in range in tlb_flush_range_by_mmuidx*
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,06/54] accel/tcg: Assert non-zero length in tlb_flush_range_by_mmuidx*
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,05/54] accel/tcg: Fix flags usage in mmu_lookup1, atomic_mmu_lookup
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,04/54] accel/tcg: Split out tlbfast_flush_range_locked
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,03/54] accel/tcg: Split out tlbfast_{index,entry}
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,02/54] accel/tcg: Split out tlbfast_flush_locked
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[v2,01/54] util/interval-tree: Introduce interval_tree_free_nodes
accel/tcg: Convert victim tlb to IntervalTree
-
-
-
2024-11-14
Richard Henderson
New
[24/24] exec: Move 'ram_addr.h' header under sysemu/ namespace
exec: Build up 'cputlb.h' and 'ram_addr.h' headers
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[23/24] exec/memory: Move qemu_map_ram_ptr() declaration to 'exec/ram_addr.h'
exec: Build up 'cputlb.h' and 'ram_addr.h' headers
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[22/24] exec/cpu-common: Move ram_addr_t related methods to 'exec/ram_addr.h'
exec: Build up 'cputlb.h' and 'ram_addr.h' headers
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[21/24] exec: Extract CPU physical memory API to 'sysemu/physmem-target.h'
exec: Build up 'cputlb.h' and 'ram_addr.h' headers
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[20/24] exec: Declare tlb_vaddr_to_host() in 'exec/cputlb.h'
exec: Build up 'cputlb.h' and 'ram_addr.h' headers
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[19/24] exec: Declare tlb_hit*() in 'exec/cputlb.h'
exec: Build up 'cputlb.h' and 'ram_addr.h' headers
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[18/24] exec: Declare tlb_flush*() in 'exec/cputlb.h'
exec: Build up 'cputlb.h' and 'ram_addr.h' headers
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[17/24] exec: Declare tlb_set_page() in 'exec/cputlb.h'
exec: Build up 'cputlb.h' and 'ram_addr.h' headers
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[16/24] exec: Declare tlb_set_page_with_attrs() in 'exec/cputlb.h'
exec: Build up 'cputlb.h' and 'ram_addr.h' headers
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[15/24] exec: Declare tlb_set_page_full() in 'exec/cputlb.h'
exec: Build up 'cputlb.h' and 'ram_addr.h' headers
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
[14/24] exec: Declare tlb_init/destroy() in 'exec/cputlb.h'
exec: Build up 'cputlb.h' and 'ram_addr.h' headers
-
-
-
2024-11-14
Philippe Mathieu-Daudé
New
«
1
2
...
5
6
7
…
230
231
»