[PATCH-for-10.1,0/4] target/sparc: Spring cleanups around CPU features & LEON3

Message ID	20250325123927.74939-1-philmd@linaro.org
Headers	show Delivered-To: patch@linaro.org Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org> To: qemu-devel@nongnu.org Cc: Frederic Konrad <konrad.frederic@yahoo.fr>, Artyom Tarasenko <atar4qemu@gmail.com>, Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>, =?utf-8?q?Cl=C3=A9ment_Ch?= =?utf-8?q?igot?= <chigot@adacore.com>, =?utf-8?q?Philippe_Mathieu-Daud?= =?utf-8?q?=C3=A9?= <philmd@linaro.org> Subject: [PATCH-for-10.1 0/4] target/sparc: Spring cleanups around CPU features & LEON3 Date: Tue, 25 Mar 2025 13:39:23 +0100 Message-ID: <20250325123927.74939-1-philmd@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2a00:1450:4864:20::32b; envelope-from=philmd@linaro.org; helo=mail-wm1-x32b.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action Precedence: list Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org
Series	target/sparc: Spring cleanups around CPU features & LEON3 \| expand [PATCH-for-10.1,0/4] target/sparc: Spring cleanups around CPU features & LEON3 [PATCH-for-10.1,1/4] target/sparc: Expose more CPU features [PATCH-for-10.1,2/4] target/sparc: Restrict SPARC64 specific features [PATCH-for-10.1,3/4] target/sparc: Log unimplemented ASI load/store accesses [PATCH-for-10.1,4/4] target/sparc: Move hardware fields from CPUSPARCState to SPARCCPU

Message ID

20250325123927.74939-1-philmd@linaro.org

Headers

Received-SPF: pass (google.com: domain of
 qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as
 permitted sender) client-ip=209.51.188.17;
From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>
To: qemu-devel@nongnu.org
Cc: Frederic Konrad <konrad.frederic@yahoo.fr>,
 Artyom Tarasenko <atar4qemu@gmail.com>,
 Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>, =?utf-8?q?Cl=C3=A9ment_Ch?=
	=?utf-8?q?igot?= <chigot@adacore.com>, =?utf-8?q?Philippe_Mathieu-Daud?=
	=?utf-8?q?=C3=A9?= <philmd@linaro.org>
Subject: [PATCH-for-10.1 0/4] target/sparc: Spring cleanups around CPU
 features & LEON3
Date: Tue, 25 Mar 2025 13:39:23 +0100
Message-ID: <20250325123927.74939-1-philmd@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::32b;
 envelope-from=philmd@linaro.org; helo=mail-wm1-x32b.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org
Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org

Series

target/sparc: Spring cleanups around CPU features & LEON3 | expand

Message

Philippe Mathieu-Daudé March 25, 2025, 12:39 p.m. UTC

Some LEON3 specific flags seems to be disableable, so list them.

Move HW specific code from CPU ENV one layer upper.

Philippe Mathieu-Daudé (4):
  target/sparc: Expose more CPU features
  target/sparc: Restrict SPARC64 specific features
  target/sparc: Log unimplemented ASI load/store accesses
  target/sparc: Move hardware fields from CPUSPARCState to SPARCCPU

 target/sparc/cpu.h             | 10 +++++-----
 target/sparc/cpu-feature.h.inc | 20 +++++++++++--------
 hw/sparc/leon3.c               | 35 +++++++++++++++++-----------------
 target/sparc/cpu.c             |  6 +++++-
 target/sparc/int32_helper.c    |  8 ++++++--
 target/sparc/ldst_helper.c     | 20 +++++++++++++------
 target/sparc/translate.c       | 10 ++++++++--
 7 files changed, 68 insertions(+), 41 deletions(-)