From patchwork Mon May 6 01:03:06 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 794932 Delivered-To: patch@linaro.org Received: by 2002:adf:a453:0:b0:34e:ceec:bfcd with SMTP id e19csp717041wra; Sun, 5 May 2024 18:05:49 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCXAcsfLx9awHjN7nZ4Yyr8iQpAXj520YJVmWoHsJh+qyxJseVvPCQrAxo9+J0blyXuyF2zHskzSEs5jSrNwLBLw X-Google-Smtp-Source: AGHT+IEz/L28y2r41gheZGlpy9GGX1yIWmP2f1j2+8C2FXVuOVgtoQQtjlpQRc3tLc/c68SROhVS X-Received: by 2002:a05:622a:198a:b0:43a:8906:8c30 with SMTP id u10-20020a05622a198a00b0043a89068c30mr10510567qtc.38.1714957549163; Sun, 05 May 2024 18:05:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1714957549; cv=none; d=google.com; s=arc-20160816; b=bwMQ7D6VOtb/J/M/0smvXUl7r2047q6Hz2sO+ixsPvi7u+N7oRLGqd++eXQFC+47Gc IcmPeRxtuqip9Zm7YlB6f2jre1m6F+98+vy00fCviNQhDkIe5C4/47y94rZChP7VP1ph HbP2AL6ZL4AEnlRp8uSd3i3krVRAw6z67Sze/fmjK2Q+zcUOcYOSJJx/iTD/YANGMxy5 KtpcKzNEUE0cAqaETpfO+yDuXUhOWC7rdJ+QSi3iOAONOdeMiyt2XCfC3e5Xv2FodNL0 39HfZKPSUwMIvAf675SnVUHLv0iopzYHmLb/h/H+0c3oIWZkBb1sU/WqlIAe3lDGaEXP CD1A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:cc:to:from:dkim-signature; bh=xGhq9LzTfkszi3eC9eGpwYSHg3GUJVHkvKWRYudIa4w=; fh=9Ev+QBUhk6P6vR3LT1wYeDLexozsz44nqjfoyPajZCc=; b=AZl+a9+ZyMf84R/r+w7njDZKRapEJMbvH+5hV3iG6r4daE73kkBpNKCD4leNZQ1/8u F3r/3R8oLW9Kb3cIjtXELGONLrd8LFd4enVLJ3D8EjlnBu7IyrUXwIHugztM3w5tE0cT 6thFqpqsIWHkRQK9eil8DmNrgH4x/Lf5BucyPX2QZSfg9Ij62QOardIjkxG323mTH1oF 1gJgllg51Fza5fiJRaN/6uMRg5+l5KvLRCh5du9EnDwf1QLmaYlDast8YGpKTainaR29 c1kB0icvhhWelsOq+SVEX/WRAuNCMu+MfEbZV1LbKqoAz93ridxSP2imDOXDZPqZO1Cp BNxA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=LItZTQV0; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id n22-20020a05622a11d600b00431819d4ebfsi8836155qtk.521.2024.05.05.18.05.49 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Sun, 05 May 2024 18:05:49 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=LItZTQV0; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1s3mm2-0007XK-IY; Sun, 05 May 2024 21:04:10 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1s3mm1-0007XB-9r for qemu-devel@nongnu.org; Sun, 05 May 2024 21:04:09 -0400 Received: from mail-pj1-x102c.google.com ([2607:f8b0:4864:20::102c]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1s3mlz-0002PA-8R for qemu-devel@nongnu.org; Sun, 05 May 2024 21:04:09 -0400 Received: by mail-pj1-x102c.google.com with SMTP id 98e67ed59e1d1-2b432be5e80so919826a91.1 for ; Sun, 05 May 2024 18:04:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1714957445; x=1715562245; darn=nongnu.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=xGhq9LzTfkszi3eC9eGpwYSHg3GUJVHkvKWRYudIa4w=; b=LItZTQV0vdNqFFXK+X3xzRokJFcGyzfqVfeGnCHtd5I9OjkOZRZSjTWgnLQ2zw4Hwz mHLHomdNeW/kOt7jMpGfcB1Jx4+2elhLTZryoY8PyMgRCK/I2NX/Kxaxuuw0Oi/T1XWX 11pJAqlpZ4z8+ayNF9wbFVb9lXqPgzWVCi6qu73RJzab7NaH+8QU4fxNDk6IqeEvUPX6 OYhp56Hyx2AE5PUUvNQqph6RoBl4yW3UyDA8NgLMpdhoymGs4rw/BkyMc0e8LtDg9WO/ m0ilEYcn+zmrWmvm79Gmeq1bhw0s4/9LSodKONLPMPSz+FN7rDr0iTTP1FPw98aLUSfT P1Tw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1714957445; x=1715562245; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=xGhq9LzTfkszi3eC9eGpwYSHg3GUJVHkvKWRYudIa4w=; b=faVGF/13bBaBAD791vTKDGRiI0etAkVOVgo+vuEwAQ+a6j/fANoq5vn7gNTLe/Ep7G FBNOEGXgtSlk1rSkqB4sSd2TBDVV7uBSRzJlGylJIYb861lBiSwOKi8j1bEsUyJKwB8R k7YHOs0CiJAzy2rvgG9KuiALFHOSO+yJgtM+C7Bhgj7bmwU10rnyxg6Yjhj4uYbyyQ9E CPrrMixi//r8Qy9zIpKKx56Sq34FinoQJgLM2owlpHRa6Q5tGFc7jMm/tZzQtvKi3QpN uhYbKQkGYpDxNZR/ON+46INZHRkh3o9TUMSFldUJreNgxXtR6VpYPqL2dekEq0BGZC5J KyqQ== X-Gm-Message-State: AOJu0YxCKuA/rG+TDdxQrVFQ8eDpg9pj52gdgu5bGlKYy4GmPeairQii aU3E4ghNWiby/NVRQlgj9Xk+2HdJGEH0NacVV00upmVLfRdrEt9glpED9cPq7aqMyMKcOq/L3Mv 9 X-Received: by 2002:a17:90a:f597:b0:2b3:79ad:856d with SMTP id ct23-20020a17090af59700b002b379ad856dmr7764929pjb.48.1714957445381; Sun, 05 May 2024 18:04:05 -0700 (PDT) Received: from stoup.. (174-21-72-5.tukw.qwest.net. [174.21.72.5]) by smtp.gmail.com with ESMTPSA id pv7-20020a17090b3c8700b002a5f44353d2sm8958232pjb.7.2024.05.05.18.04.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 05 May 2024 18:04:04 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org Subject: [PATCH 00/57] target/arm: Convert a64 advsimd to decodetree (part 1) Date: Sun, 5 May 2024 18:03:06 -0700 Message-Id: <20240506010403.6204-1-richard.henderson@linaro.org> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::102c; envelope-from=richard.henderson@linaro.org; helo=mail-pj1-x102c.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Based-on: 20240424170908.759043-1-richard.henderson@linaro.org ("[PATCH 0/5] tcg: Misc improvements") In the process, convert more code to gvec as well -- I will need the gvec code for implementing SME2. I guess this is about 1/3 of the job done, but there's no reason to wait until the patch set is completely unwieldy. r~ Richard Henderson (57): target/arm: Split out gengvec.c target/arm: Split out gengvec64.c target/arm: Convert Cryptographic AES to decodetree target/arm: Convert Cryptographic 3-register SHA to decodetree target/arm: Convert Cryptographic 2-register SHA to decodetree target/arm: Convert Cryptographic 3-register SHA512 to decodetree target/arm: Convert Cryptographic 2-register SHA512 to decodetree target/arm: Convert Cryptographic 4-register to decodetree target/arm: Convert Cryptographic 3-register, imm2 to decodetree target/arm: Convert XAR to decodetree target/arm: Convert Advanced SIMD copy to decodetree target/arm: Convert FMULX to decodetree target/arm: Convert FADD, FSUB, FDIV, FMUL to decodetree target/arm: Convert FMAX, FMIN, FMAXNM, FMINNM to decodetree target/arm: Expand vfp neg and abs inline target/arm: Convert FNMUL to decodetree target/arm: Convert FMLA, FMLS to decodetree target/arm: Convert FCMEQ, FCMGE, FCMGT, FACGE, FACGT to decodetree target/arm: Convert FABD to decodetree target/arm: Convert FRECPS, FRSQRTS to decodetree target/arm: Convert FADDP to decodetree target/arm: Convert FMAXP, FMINP, FMAXNMP, FMINNMP to decodetree target/arm: Use gvec for neon faddp, fmaxp, fminp target/arm: Convert ADDP to decodetree target/arm: Use gvec for neon padd target/arm: Convert SMAXP, SMINP, UMAXP, UMINP to decodetree target/arm: Use gvec for neon pmax, pmin target/arm: Convert FMLAL, FMLSL to decodetree target/arm: Convert disas_simd_3same_logic to decodetree target/arm: Improve vector UQADD, UQSUB, SQADD, SQSUB target/arm: Convert SUQADD and USQADD to gvec target/arm: Inline scalar SUQADD and USQADD target/arm: Inline scalar SQADD, UQADD, SQSUB, UQSUB target/arm: Convert SQADD, SQSUB, UQADD, UQSUB to decodetree target/arm: Convert SUQADD, USQADD to decodetree target/arm: Convert SSHL, USHL to decodetree target/arm: Convert SRSHL and URSHL (register) to gvec target/arm: Convert SRSHL, URSHL to decodetree target/arm: Convert SQSHL and UQSHL (register) to gvec target/arm: Convert SQSHL, UQSHL to decodetree target/arm: Convert SQRSHL and UQRSHL (register) to gvec target/arm: Convert SQRSHL, UQRSHL to decodetree target/arm: Convert ADD, SUB (vector) to decodetree target/arm: Convert CMGT, CMHI, CMGE, CMHS, CMTST, CMEQ to decodetree target/arm: Use TCG_COND_TSTNE in gen_cmtst_{i32,i64} target/arm: Convert SHADD, UHADD to gvec target/arm: Convert SHADD, UHADD to decodetree target/arm: Convert SHSUB, UHSUB to gvec target/arm: Convert SHSUB, UHSUB to decodetree target/arm: Convert SRHADD, URHADD to gvec target/arm: Convert SRHADD, URHADD to decodetree target/arm: Convert SMAX, SMIN, UMAX, UMIN to decodetree target/arm: Convert SABA, SABD, UABA, UABD to decodetree target/arm: Convert MUL, PMUL to decodetree target/arm: Convert MLA, MLS to decodetree target/arm: Tidy SQDMULH, SQRDMULH (vector) target/arm: Convert SQDMULH, SQRDMULH to decodetree target/arm/helper.h | 164 +- target/arm/tcg/helper-a64.h | 12 + target/arm/tcg/translate-a64.h | 18 + target/arm/tcg/translate.h | 95 + target/arm/tcg/a64.decode | 416 +++- target/arm/tcg/neon-dp.decode | 37 +- target/arm/tcg/gengvec.c | 2308 +++++++++++++++++ target/arm/tcg/gengvec64.c | 367 +++ target/arm/tcg/neon_helper.c | 511 +--- target/arm/tcg/translate-a64.c | 4080 ++++++++++--------------------- target/arm/tcg/translate-neon.c | 254 +- target/arm/tcg/translate-sve.c | 145 +- target/arm/tcg/translate-vfp.c | 54 +- target/arm/tcg/translate.c | 1588 ------------ target/arm/tcg/vec_helper.c | 349 ++- target/arm/vfp_helper.c | 30 - target/arm/tcg/meson.build | 2 + 17 files changed, 5121 insertions(+), 5309 deletions(-) create mode 100644 target/arm/tcg/gengvec.c create mode 100644 target/arm/tcg/gengvec64.c