From patchwork Sat Dec 24 23:56:37 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 636604 Delivered-To: patch@linaro.org Received: by 2002:a17:522:c983:b0:460:3032:e3c4 with SMTP id kr3csp928315pvb; Sat, 24 Dec 2022 15:58:17 -0800 (PST) X-Google-Smtp-Source: AMrXdXu9M01LwefbdHtifCeGj6VRz4biLkIb2N3UEetNzcHKol9pFN2pnymjNsyeLoB7MGgiM1yr X-Received: by 2002:ac8:7f43:0:b0:3a7:e360:e0be with SMTP id g3-20020ac87f43000000b003a7e360e0bemr24751381qtk.63.1671926297634; Sat, 24 Dec 2022 15:58:17 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1671926297; cv=none; d=google.com; s=arc-20160816; b=SYZDS//fAz2uVis+/MHIQ10KOuj9Xr/PkWvoiJJCQ3cdvuL+nWyQJy5qSe49w9qb1x eGqPmMRFtbsirj6foq/5RtDRcRcZ4AQ2AgLWhYu6n6xNdC3Eis2ddwA0Tx7kMs1g9RBh XG08+hbbdFNsoPO7tlbhessSC9dDSKr5haqn5Q+3Z6FuEownqsqWjL0DS/MFm20kzT58 FOeXJUG/aUKY/q5f/5Mk++v19Soix2/CVExHa1X47DYbMXXTsTGo+MJdw7G4vJtbiZbx 8XQX9qmokU6dfnfClSKMH9U31mVwPUw5Nhuu/pRxpJSv/Y6I9zlsHVUzsnxMkHlUmft3 Khdg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:cc:to:from:dkim-signature; bh=zmZBta4OA8lDZ/3kYONYuz+WSPAUy4QHgAgO76bZBco=; b=cdukBrtPHHfNI7gB90oZ3g95cG8aq/qTKLtdCqMrJmkOceDAWW5eeiI2kIcKk3Q44f REhM6lu33YAzwZl8G0ZIK+m1W1X1K5aG60aaO95SS48/hdyiuIZG0jtkTi50bEErb0BT yf9nZdirlhx9oWahqjHCBVoD4xl4i3zm4EWwF9JpC0M/W8A+/gANsqi+mqW+XuhH20UL xLVioGFdvDe18/3TP+YI1WkgXTW2jYffzKzBt2ahBSnLeu3qN5oINITSGKgV32JaSHBf alL5O0txJ7UzDUMRiBHMBv//NNHesCp36EFmjoDI14cizrsFo+yk9ovvCdQYmZtSjx/i hWbQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=L5LxRwGO; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id s10-20020a05620a254a00b006fee23a0050si2536362qko.256.2022.12.24.15.58.17 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Sat, 24 Dec 2022 15:58:17 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=L5LxRwGO; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1p9EOP-0002GC-UW; Sat, 24 Dec 2022 18:57:29 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1p9EOL-0002Fv-EF for qemu-devel@nongnu.org; Sat, 24 Dec 2022 18:57:28 -0500 Received: from mail-pj1-x102b.google.com ([2607:f8b0:4864:20::102b]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1p9EOJ-0006GI-Mz for qemu-devel@nongnu.org; Sat, 24 Dec 2022 18:57:25 -0500 Received: by mail-pj1-x102b.google.com with SMTP id p4so7976959pjk.2 for ; Sat, 24 Dec 2022 15:57:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=zmZBta4OA8lDZ/3kYONYuz+WSPAUy4QHgAgO76bZBco=; b=L5LxRwGOQG1fVN12UXX2jdX4Eqm13+1PhTLhIjVpVt3WNwawXKKMnL7y4bKXobwA0R KMUi3h2W/E+lqHXYtrOxugZBYV/zeqYNn9FayxiYJl7p8cZab7xjc11+KvTgciDHqB37 uMdhhRdHXl5wBXmc7WmOlc5ANv0x16VM1ef3a4ZyLelenPcX2bIFTGRMDwvYHXftlfRO YC1+M02MYgQQ5NWpGx/PhH2oqdtlz3ww10omw+tx3G6NzUP1p1PGLy8AweE9xjG3ZhKa /ioM11jnv6GaN5YSqigSDCAKv8yV71dTFDAKR/rMBGrqe/QDRpfxciucOpXChOX0aYhO kavA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=zmZBta4OA8lDZ/3kYONYuz+WSPAUy4QHgAgO76bZBco=; b=QQ+LioHD3zZ+EtaD9FZayaMaIMZnrLR7hdnAGOxUmB+K6OWBvIbb5f1sAHJCpdXBkM oRwFtmk58mhQ2Om3w4kamPM0L6iIMIWksTDMzu5/iso8r97Llz5Xhs2fd24vso7t5URe myz6tvb63AbwELMB0wJ5AIREO/8Js6hRtzSo517ay8fgV6k8JgJBBe84CIJOxYawyTgE 5149JuEcen5Ka+XZV/7rO0DcOBc0Ut6Kh6+mxW+Ku6iTiozq70OJj/Wjd/YbeA+L0MJa qWJBCTzmkAKpqOjslz/wQU1FupNBWHrYmbojgy5MvSp9FwIScA4Mcc5rnsZW+DkIrOS1 GE4Q== X-Gm-Message-State: AFqh2kqJZ01u9InMASLq0aBaWEOu9+tD3QgXNpTE7zKiAXGI/Ak4iKqt DE0hg/xlNiQKjjsotUrHyZADotFOCYR9mur9 X-Received: by 2002:a17:903:200b:b0:189:6453:f455 with SMTP id s11-20020a170903200b00b001896453f455mr13611971pla.35.1671926241954; Sat, 24 Dec 2022 15:57:21 -0800 (PST) Received: from stoup.. (76-14-210-194.or.wavecable.com. [76.14.210.194]) by smtp.gmail.com with ESMTPSA id cp12-20020a170902e78c00b00187022627d7sm4599716plb.36.2022.12.24.15.57.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 24 Dec 2022 15:57:21 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Cc: alex.bennee@linaro.org, philmd@linaro.org Subject: [PATCH v5 00/43] tcg misc patches Date: Sat, 24 Dec 2022 15:56:37 -0800 Message-Id: <20221224235720.842093-1-richard.henderson@linaro.org> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::102b; envelope-from=richard.henderson@linaro.org; helo=mail-pj1-x102b.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org For v5, I've not omitted some of the reviewed patches, as I did for v4. There are only a couple of patches lacking review: 15-tcg-Fix-tcg_reg_alloc_dup.patch 19-tcg-Introduce-paired-register-allocation.patch 36-tcg-Vary-the-allocation-size-for-TCGOp.patch 38-tcg-Reorg-function-calls.patch r~ Mark Cave-Ayland (1): tcg: convert tcg/README to rst Philippe Mathieu-Daudé (5): tcg/s390x: Fix coding style tcg: Massage process_op_defs() tcg: Pass number of arguments to tcg_emit_op() / tcg_op_insert_*() tcg: Convert typecode_to_ffi from array to function tcg: Factor init_ffi_layouts() out of tcg_context_init() Richard Henderson (37): meson: Move CONFIG_TCG_INTERPRETER to config_host tcg: Cleanup trailing whitespace qemu/main-loop: Introduce QEMU_IOTHREAD_LOCK_GUARD hw/mips: Use QEMU_IOTHREAD_LOCK_GUARD in cpu_mips_irq_request target/ppc: Use QEMU_IOTHREAD_LOCK_GUARD in ppc_maybe_interrupt target/ppc: Use QEMU_IOTHREAD_LOCK_GUARD in cpu_interrupt_exittb target/riscv: Use QEMU_IOTHREAD_LOCK_GUARD in riscv_cpu_update_mip hw/ppc: Use QEMU_IOTHREAD_LOCK_GUARD in ppc_set_irq accel/tcg: Use QEMU_IOTHREAD_LOCK_GUARD in io_readx/io_writex tcg: Tidy tcg_reg_alloc_op tcg: Remove TCG_TARGET_STACK_GROWSUP tci: MAX_OPC_PARAM_IARGS is no longer used tcg: Fix tcg_reg_alloc_dup* tcg: Centralize updates to reg_to_temp tcg: Remove check_regs tcg: Introduce paired register allocation accel/tcg: Set cflags_next_tb in cpu_common_initfn target/sparc: Avoid TCGV_{LOW,HIGH} tcg: Move TCG_{LOW,HIGH} to tcg-internal.h tcg: Add temp_subindex to TCGTemp tcg: Simplify calls to temp_sync vs mem_coherent tcg: Allocate TCGTemp pairs in host memory order tcg: Move TCG_TYPE_COUNT outside enum tcg: Introduce tcg_type_size tcg: Introduce TCGCallReturnKind and TCGCallArgumentKind tcg: Replace TCG_TARGET_CALL_ALIGN_ARGS with TCG_TARGET_CALL_ARG_I64 tcg: Replace TCG_TARGET_EXTEND_ARGS with TCG_TARGET_CALL_ARG_I32 tcg: Use TCG_CALL_ARG_EVEN for TCI special case accel/tcg/plugin: Don't search for the function pointer index accel/tcg/plugin: Avoid duplicate copy in copy_call accel/tcg/plugin: Use copy_op in append_{udata,mem}_cb tcg: Vary the allocation size for TCGOp tcg: Use output_pref wrapper function tcg: Reorg function calls tcg: Move ffi_cif pointer into TCGHelperInfo tcg/aarch64: Merge tcg_out_callr into tcg_out_call tcg: Add TCGHelperInfo argument to tcg_out_call docs/devel/atomics.rst | 2 + docs/devel/index-tcg.rst | 1 + docs/devel/tcg-ops.rst | 941 +++++++++++++++++ docs/devel/tcg.rst | 2 +- meson.build | 4 +- include/exec/helper-head.h | 2 +- include/qemu/main-loop.h | 29 + include/tcg/tcg-op.h | 35 +- include/tcg/tcg.h | 96 +- tcg/aarch64/tcg-target.h | 4 +- tcg/arm/tcg-target.h | 4 +- tcg/i386/tcg-target.h | 2 + tcg/loongarch64/tcg-target.h | 3 +- tcg/mips/tcg-target.h | 4 +- tcg/riscv/tcg-target.h | 7 +- tcg/s390x/tcg-target.h | 3 +- tcg/sparc64/tcg-target.h | 3 +- tcg/tcg-internal.h | 58 +- tcg/tci/tcg-target.h | 7 + accel/tcg/cputlb.c | 25 +- accel/tcg/plugin-gen.c | 54 +- hw/core/cpu-common.c | 1 + hw/mips/mips_int.c | 11 +- hw/ppc/ppc.c | 10 +- target/ppc/excp_helper.c | 11 +- target/ppc/helper_regs.c | 14 +- target/riscv/cpu_helper.c | 10 +- target/sparc/translate.c | 21 +- tcg/optimize.c | 10 +- tcg/tcg-op-vec.c | 10 +- tcg/tcg-op.c | 49 +- tcg/tcg.c | 1655 +++++++++++++++++++----------- tcg/tci.c | 1 - tcg/aarch64/tcg-target.c.inc | 19 +- tcg/arm/tcg-target.c.inc | 10 +- tcg/i386/tcg-target.c.inc | 5 +- tcg/loongarch64/tcg-target.c.inc | 7 +- tcg/mips/tcg-target.c.inc | 3 +- tcg/ppc/tcg-target.c.inc | 36 +- tcg/riscv/tcg-target.c.inc | 7 +- tcg/s390x/tcg-target.c.inc | 32 +- tcg/sparc64/tcg-target.c.inc | 3 +- tcg/tci/tcg-target.c.inc | 7 +- tcg/README | 784 -------------- 44 files changed, 2304 insertions(+), 1698 deletions(-) create mode 100644 docs/devel/tcg-ops.rst delete mode 100644 tcg/README