From patchwork Tue Dec 3 02:28:57 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 180658 Delivered-To: patch@linaro.org Received: by 2002:a92:3001:0:0:0:0:0 with SMTP id x1csp937179ile; Mon, 2 Dec 2019 18:34:20 -0800 (PST) X-Google-Smtp-Source: APXvYqwUmaOXkbEKaJneLk8fmIuR+/YonqrigGzJXkod8etDLW02oWsSc3Mlsb8vzbJ2nn5gM1UO X-Received: by 2002:a50:89a4:: with SMTP id g33mr544662edg.162.1575340459913; Mon, 02 Dec 2019 18:34:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1575340459; cv=none; d=google.com; s=arc-20160816; b=xh70vzCzqRSb0EdXwdxqOqp3R0Fp2g+VTNpGyHqfGHT7Y0AILRkpgtKuY2+dIteCow sUhtoDtNl1hsjfacpwzQw0tJynmLkS8BMgg+8HP/0goXb/CYJaXdozki11t4JUNmFYd/ h3gm5t0pW9gR2GCCuBWx1D/x7cPtSPzEilZC+oBmq0f0Meo3RRF8uWZ8jsBakrX/1+4/ waCKjJH1/fWkXKPavtX2R0HNlChKbQX8K8BHqxNSVglYdff3GJNG9+BuLRo+QZRx5Qnd Y+WpjhBPhqpHP+G9ofiTOuIcwb5r2iLD4IHJgAeb4rZsvMX8shtBTOvcs1G+cEDxYITg UorQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:to:from:dkim-signature; bh=14Zi+T80Ovu7e06dTigMpOq1+RGJ8peMNyK4ZNWD+o8=; b=APjjYEmPiH00DSu7BpZzWxWFizMsHeJZv0FlzgGrKeUN9XO2hUyLwPOeS5YMIkZ4ys yQnXCTqPlpzJyxIRCOhfAldUAItr5g/tkoMzpDgGW1qk23KUyugKoC/cG1xrhLVselH9 7qvSEfVR3ISO3OytvcwdCRSChoOF1GOdlFF2zyQc3L1i3hCxIGggWp6eYAa4UK9jKNpB QnkbMXYrC0keFpgsGnTjQ18FS3c9XicZ3yohnZmhDg/d1KlwUECycwwU4LONtrgI7Oza 929v7UaHR6FpkkyN03AMx56otf+FWhmAOhpq2InF1BOzLJq5iYXy9trLuQD3V+Sfu0/i O6Rw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=hP0nKMDa; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id bi17si1307050edb.430.2019.12.02.18.34.19 for (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Mon, 02 Dec 2019 18:34:19 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=hP0nKMDa; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:47150 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1iby14-0006ws-7h for patch@linaro.org; Mon, 02 Dec 2019 21:34:18 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:58748) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1ibxwc-0002xl-VZ for qemu-devel@nongnu.org; Mon, 02 Dec 2019 21:29:44 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1ibxwb-0007tY-DZ for qemu-devel@nongnu.org; Mon, 02 Dec 2019 21:29:42 -0500 Received: from mail-pl1-x62d.google.com ([2607:f8b0:4864:20::62d]:37587) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1ibxwb-0007rc-5a for qemu-devel@nongnu.org; Mon, 02 Dec 2019 21:29:41 -0500 Received: by mail-pl1-x62d.google.com with SMTP id bb5so1006896plb.4 for ; Mon, 02 Dec 2019 18:29:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=14Zi+T80Ovu7e06dTigMpOq1+RGJ8peMNyK4ZNWD+o8=; b=hP0nKMDa2a3E3Y/ErNBBQ2WMCwKZxfBRYSWUdILyVhjNBbiPzhJ6jQz1Ae+uHAknBN EVj52mUCkgWOKOdYY6YyTmflOSUDmZrsI+YSoUFIRnI62tTR5E4CIz6UAPaKFemQSH5i evUlWeQn1jkksZjc6BN2FYjAvPG9/4+Nan7fs7YzB4Jd1wk8T18pXfwUkKWzI+Fj0qO8 FU2RkptK9Onfg1ZUt1hbCM3tSNliob1Xl4JVpOjCSqDghFJXT2k5aqr9npy3/U6vyZsa N7ufdM5aq3WgQ2SnZ0feaxisvYz0XPgWU7WVcEd8dS6T0l+6IQcda8r7uf12JWaTMYHA JXUQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=14Zi+T80Ovu7e06dTigMpOq1+RGJ8peMNyK4ZNWD+o8=; b=sv6ICWgcY3R0SduTfv693TttcLKsa6ncXY7iMDGTTTya15X6CcD35Kc4vMIj/TbEaZ MvKTMAhhc4DUCo630ZYV7t3qtVIqTfjIppsQWA597UkRXHmZCIzOS9H9WRZdsmfT35CJ g3vH8snYH6M3KWcALmSwgr9bKHSXotNnc9Puo3KBCLyeXtiwENF4c3TkFhfhpxGGgsNO lbZ6uiEevi66FQFMYsF2tcLqeWDRfvK7Yg/ufQ2dPnUMuwjXk3ZzYossR+cyO/CaAbEc N+q41woGWheIA6N2y2uGawyvAaIjcgk3bK4PwQ3T3bteBZVz3REF2qQBLQ0+14zg5OMv mIzQ== X-Gm-Message-State: APjAAAWDPY+dTP9WPmwvcs//qWy/r5j3zN9bKt8gWpFddlYmALt5bpU6 N9q9nZ9nftB8wIVq6Q7y6PUxWkqQReQ= X-Received: by 2002:a17:90a:c68f:: with SMTP id n15mr2982694pjt.20.1575340179241; Mon, 02 Dec 2019 18:29:39 -0800 (PST) Received: from localhost.localdomain (97-113-7-119.tukw.qwest.net. [97.113.7.119]) by smtp.gmail.com with ESMTPSA id q22sm873695pfg.170.2019.12.02.18.29.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 02 Dec 2019 18:29:38 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Subject: [PATCH v4 00/40] target/arm: Implement ARMv8.1-VHE Date: Mon, 2 Dec 2019 18:28:57 -0800 Message-Id: <20191203022937.1474-1-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::62d X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org, alex.bennee@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Version 3 was posted back in August. Though quite a lot has changed and perhaps there's no use in comparing. I haven't done a list. Against master, it is the first version that can actually boot a nested kernel under kvm, so that's certainly a change for the better. It's not even particularly slow. With both outer and nested kernel using a minimal busybox initrd, the outer kernel boots in 4.0 seconds and the nested kernel boots in 6.7 seconds. r~ Alex Bennée (1): target/arm: check TGE and E2H flags for EL0 pauth traps Richard Henderson (39): target/arm: Define isar_feature_aa64_vh target/arm: Enable HCR_E2H for VHE target/arm: Add CONTEXTIDR_EL2 target/arm: Add TTBR1_EL2 target/arm: Update CNTVCT_EL0 for VHE target/arm: Split out vae1_tlbmask, vmalle1_tlbmask target/arm: Simplify tlb_force_broadcast alternatives target/arm: Rename ARMMMUIdx*_S12NSE* to ARMMMUIdx*_E10_* target/arm: Rename ARMMMUIdx_S2NS to ARMMMUIdx_Stage2 target/arm: Rename ARMMMUIdx_S1NSE* to ARMMMUIdx_Stage1_E* target/arm: Rename ARMMMUIdx_S1SE* to ARMMMUIdx_SE* target/arm: Rename ARMMMUIdx*_S1E3 to ARMMMUIdx*_SE3 target/arm: Rename ARMMMUIdx_S1E2 to ARMMMUIdx_E2 target/arm: Recover 4 bits from TBFLAGs target/arm: Expand TBFLAG_ANY.MMUIDX to 4 bits target/arm: Rearrange ARMMMUIdxBit target/arm: Tidy ARMMMUIdx m-profile definitions target/arm: Reorganize ARMMMUIdx target/arm: Add regime_has_2_ranges target/arm: Update arm_mmu_idx for VHE target/arm: Update arm_sctlr for VHE target/arm: Update aa64_zva_access for EL2 target/arm: Update ctr_el0_access for EL2 target/arm: Add the hypervisor virtual counter target/arm: Update timer access for VHE target/arm: Update define_one_arm_cp_reg_with_opaque for VHE target/arm: Add VHE system register redirection and aliasing target/arm: Add VHE timer register redirection and aliasing target/arm: Flush tlb for ASID changes in EL2&0 translation regime target/arm: Flush tlbs for E2&0 translation regime target/arm: Update arm_phys_excp_target_el for TGE target/arm: Update {fp,sve}_exception_el for VHE target/arm: Update get_a64_user_mem_index for VHE target/arm: Update arm_cpu_do_interrupt_aarch64 for VHE target/arm: Enable ARMv8.1-VHE in -cpu max target/arm: Move arm_excp_unmasked to cpu.c target/arm: Pass more cpu state to arm_excp_unmasked target/arm: Use bool for unmasked in arm_excp_unmasked target/arm: Raise only one interrupt in arm_cpu_exec_interrupt target/arm/cpu-param.h | 2 +- target/arm/cpu-qom.h | 1 + target/arm/cpu.h | 434 +++++-------- target/arm/internals.h | 71 ++- target/arm/translate.h | 4 +- target/arm/cpu.c | 161 ++++- target/arm/cpu64.c | 1 + target/arm/debug_helper.c | 50 +- target/arm/helper-a64.c | 2 +- target/arm/helper.c | 1219 +++++++++++++++++++++++++++--------- target/arm/pauth_helper.c | 14 +- target/arm/translate-a64.c | 47 +- target/arm/translate.c | 73 ++- 13 files changed, 1397 insertions(+), 682 deletions(-) -- 2.17.1