From patchwork Sat Aug 3 18:47:26 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 170474 Delivered-To: patch@linaro.org Received: by 2002:a92:512:0:0:0:0:0 with SMTP id q18csp2340629ile; Sat, 3 Aug 2019 11:48:32 -0700 (PDT) X-Google-Smtp-Source: APXvYqw0NxWqlxo5IR7jTRtePLGLtZcTVMIe8NeLeIwOYbHlzj7niYLNIBbtM9znS6iVrasI9YDq X-Received: by 2002:aa7:c559:: with SMTP id s25mr26570503edr.117.1564858112401; Sat, 03 Aug 2019 11:48:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1564858112; cv=none; d=google.com; s=arc-20160816; b=YHltoHAXnMHBwU/EShRwpomhEymMTnSVVOUiHpIks9ENVHGt+qZtS4BsfOjKFKU2yP B7JEBBmkWKuV9Q6NlcRJy2EwVttKPR6n7+auYtfS1O3XZRieTClZKm49IziJiy10WO16 6Y3nOyWpqbY1x5gT4EvYa6KLJM4tqba96CWezEiM5lCe/tvdYp3LujUgQHX5oQP2iMml VqhT2djptHUj6zKMGMZGDqMPtTIhjiLDEzaLf+GQ9a7YE5jZpcLNsWgwDPjDK+G25ZNI KO34MyT7+ULiJnh8OHaH9ahO65EMIcaDwcjNXrw+zSz9Oht0d1vdIoR4aybjWYOBWE4a F6lg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject :content-transfer-encoding:mime-version:message-id:date:to:from :dkim-signature; bh=Mdp2g3jSgzrGtd9KtHgOE+2yumLnmy9dW9qf3A8Vh/A=; b=z9lsnyctFGLOCm/zinXO8PUIkgbZTLBjJEXWqY/B+rB+/BHymss1wbC9YC5ztluYsx cfd9gvazAnsoEqJtvW0ocr/qdpoi+qQDycaB2NHJdxYMo5XMD1vmUJvzVj4bmSwIx77z LFEmjNt/zUYRTfLG7JzaHauN20obUWwz0MdbovEOWVYDAVHhr/flzjfFAO1BIICoOHpi 5hBIFqrVMDAo47lqHbjJddqI4WK2kOJ6nUCabEUgisw5Li+PIn5x/P96cgeIFActmkhr G/7uf92vQsTh+6W/J2i+6vEcE4fnHnjrFy31tkWg3qqCgJEjWoUIoO2pLqs9VTpzML4Z UQEg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b="M/WffFcz"; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id f12si29177042edd.204.2019.08.03.11.48.32 for (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Sat, 03 Aug 2019 11:48:32 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b="M/WffFcz"; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:41334 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.86_2) (envelope-from ) id 1htz4x-0005wc-7D for patch@linaro.org; Sat, 03 Aug 2019 14:48:31 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:60442) by lists.gnu.org with esmtp (Exim 4.86_2) (envelope-from ) id 1htz4X-0005s9-VC for qemu-devel@nongnu.org; Sat, 03 Aug 2019 14:48:07 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1htz4W-00073F-NQ for qemu-devel@nongnu.org; Sat, 03 Aug 2019 14:48:05 -0400 Received: from mail-pf1-x441.google.com ([2607:f8b0:4864:20::441]:42851) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1htz4W-00071n-FQ for qemu-devel@nongnu.org; Sat, 03 Aug 2019 14:48:04 -0400 Received: by mail-pf1-x441.google.com with SMTP id q10so37607147pff.9 for ; Sat, 03 Aug 2019 11:48:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=Mdp2g3jSgzrGtd9KtHgOE+2yumLnmy9dW9qf3A8Vh/A=; b=M/WffFczN/fF0BKujryYFO7wtRBF0xlsTxmkm/n2qqwNGBn6fj5IZIGUl+y0zN4O+J MqJ2/KI0Opah1zmQsgGJOj7gNoXROcEpWp+jO+W+LeZr6nobami600pIy/qAOL+RxVfL FWXxV8hJmxoqxVK7ebqkI1wdU056Y4fwXjaEU/0AP7Zbm+mZ7jDiFzlQmfDsMysXQOv1 FnK2GHwLpHzSr4TF5pYvHEnlkwnQh2bIHyVQcUgd2vpu2Nv0XPLfkKiUgfPE8UVYtC/w N4HUJHTF35aN3vSEQpudO3w8Dk2ZW/ZsdjJ6h8ouC9GbcTcDXj23fuVr8pwtkdAtuyCO CsOQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=Mdp2g3jSgzrGtd9KtHgOE+2yumLnmy9dW9qf3A8Vh/A=; b=UWuXTfTgnzxOyJi/ukkPsXg2/29zWrGet0GBjgGY/oXySJJImUs3APAhCD+SUBogPy 5I3sq42LuG4ne+DU8fhxbWq/zTQbgygWSJW95jHxHpDZlIjW5yLZV8zYJTVtXnirm51B QohIt8g7rduUVfK149lH5bgaE63/2F3QjKlWfsavOMl8sO2urD58KT5fH7OASlsQwI4r goPwaupWxdVxEsZk4ST+XN1blsTovH3So0vtDg1rXylrqMJ0n0h/+3SldDD6DWztunGg 6HF1qjhz8FeFa5gYvhhn5dTnUZETAWrMgCI7tPWT0ElzOvvH1AJ4P5RnQnqoDJDOOAoi lqvQ== X-Gm-Message-State: APjAAAULtjWo1q7l/R7nPEKZhlHMBSspaNrR64nJZnJc5aZU1p2bBXJz Bik3z1njGvfVBwQ+Dl9wWyTg2KnumNc= X-Received: by 2002:aa7:8705:: with SMTP id b5mr13375773pfo.27.1564858083031; Sat, 03 Aug 2019 11:48:03 -0700 (PDT) Received: from localhost.localdomain (97-113-7-119.tukw.qwest.net. [97.113.7.119]) by smtp.gmail.com with ESMTPSA id q69sm15405454pjb.0.2019.08.03.11.48.00 (version=TLS1_3 cipher=AEAD-AES256-GCM-SHA384 bits=256/256); Sat, 03 Aug 2019 11:48:02 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Sat, 3 Aug 2019 11:47:26 -0700 Message-Id: <20190803184800.8221-1-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::441 Subject: [Qemu-devel] [PATCH v3 00/34] target/arm: Implement ARMv8.1-VHE X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org, qemu-arm@nongnu.org, alex.bennee@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" About half of this patch set is cleanup of the qemu tlb handling leading up to the actual implementation of VHE, and the biggest piece of that: The EL2&0 translation regime. Changes since v2: * arm_mmu_idx was incomplete; test TGE+E2H not just E2H. * arm_sctlr was incomplete; now uses arm_mmu_idx to avoid duplication of tests. * Update aa64_zva_access and ctr_el0_access for EL2. Changes since v1: * Merge feedback from AJB. * Split out 7 renaming patches from "Reorganize ARMMMUIdx". * Alex's MIDR patch keeps the nested KVM from spitting warnings. I have tested qemu-system-aarch64 -accel kvm -cpu host -M virt,gic-version-host \ -m 512 -bios /usr/share/edk2/aarch64/QEMU_EFI.fd -nographic with fedora 30 system qemu, itself booted with ../bld/aarch64-softmmu/qemu-system-aarch64 \ -cpu max -M virt,gic-version=3,virtualization=on \ -drive if=virtio,file=./f30.q,format=qcow2 \ -m 4G -nographic It took a while, but eventually the nested bios arrived at the pxe boot sequence. Thankfully (?), the f30 shipped bios has debug enabled, so there's some sense of progress in the meantime. r~ Alex Bennée (2): target/arm: check TGE and E2H flags for EL0 pauth traps target/arm: generate a custom MIDR for -cpu max Richard Henderson (32): cputlb: Add tlb_set_asid_for_mmuidx cputlb: Add tlb_flush_asid_by_mmuidx and friends target/arm: Install ASIDs for long-form from EL1 target/arm: Install ASIDs for short-form from EL1 target/arm: Install ASIDs for EL2 target/arm: Define isar_feature_aa64_vh target/arm: Enable HCR_E2H for VHE target/arm: Add CONTEXTIDR_EL2 target/arm: Add TTBR1_EL2 target/arm: Update CNTVCT_EL0 for VHE target/arm: Add the hypervisor virtual counter target/arm: Add VHE system register redirection and aliasing target/arm: Split out vae1_tlbmask, vmalle1_tlbmask target/arm: Simplify tlb_force_broadcast alternatives target/arm: Rename ARMMMUIdx*_S12NSE* to ARMMMUIdx*_E10_* target/arm: Rename ARMMMUIdx_S2NS to ARMMMUIdx_Stage2 target/arm: Rename ARMMMUIdx_S1NSE* to ARMMMUIdx_Stage1_E* target/arm: Rename ARMMMUIdx_S1SE* to ARMMMUIdx_SE* target/arm: Rename ARMMMUIdx*_S1E3 to ARMMMUIdx*_SE3 target/arm: Rename ARMMMUIdx_S1E2 to ARMMMUIdx_E2 target/arm: Reorganize ARMMMUIdx target/arm: Add regime_has_2_ranges target/arm: Update arm_mmu_idx for VHE target/arm: Update arm_sctlr for VHE target/arm: Update aa64_zva_access for EL2 target/arm: Update ctr_el0_access for EL2 target/arm: Install asids for E2&0 translation regime target/arm: Flush tlbs for E2&0 translation regime target/arm: Update arm_phys_excp_target_el for TGE target/arm: Update regime_is_user for EL2&0 target/arm: Update {fp,sve}_exception_el for VHE target/arm: Enable ARMv8.1-VHE in -cpu max include/exec/cpu-all.h | 11 + include/exec/cpu-defs.h | 2 + include/exec/exec-all.h | 35 ++ include/qom/cpu.h | 2 + target/arm/cpu-qom.h | 1 + target/arm/cpu.h | 261 ++++----- target/arm/internals.h | 62 ++- target/arm/translate.h | 2 +- accel/tcg/cputlb.c | 81 +++ target/arm/cpu.c | 2 + target/arm/cpu64.c | 20 + target/arm/debug_helper.c | 50 +- target/arm/helper-a64.c | 2 +- target/arm/helper.c | 1042 +++++++++++++++++++++++++----------- target/arm/m_helper.c | 6 +- target/arm/pauth_helper.c | 13 +- target/arm/translate-a64.c | 13 +- target/arm/translate.c | 17 +- 18 files changed, 1134 insertions(+), 488 deletions(-) -- 2.17.1