From patchwork Fri May 10 15:19:17 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 163866 Delivered-To: patch@linaro.org Received: by 2002:a05:6e02:142:0:0:0:0 with SMTP id j2csp2510691ilr; Fri, 10 May 2019 08:20:23 -0700 (PDT) X-Google-Smtp-Source: APXvYqwXl1LReGCM7xRSRcJKuyBaChRneeJuOT3f/jrTsfa9TjKdPvUaO/MQ+LDHdVM+cVomw+IB X-Received: by 2002:a17:906:4cd6:: with SMTP id q22mr9236009ejt.14.1557501623607; Fri, 10 May 2019 08:20:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1557501623; cv=none; d=google.com; s=arc-20160816; b=YVYX5v92cpCCJT4FY8/bm08vO6s1cKFXiEq5rT3O/0JbZ7ApbghNmhdfw+WZJpNm7/ U9q1CcDc/KFYHypmfWo3ZEMdKRpPbizqY71yU3xUSylrHSy5SA4kAmzQXCcIWQTAaZmq r6E6yVKp19F56ThKz5mbF9S1yaBL+k78dJtR+Y7THZ2yTBwYvhv+mZuld9Ca80vLdDrO bqMw2h8F/+54Ou6iJPX3VKMd0iIbrHQZzro5Tmu6WaO+LxbWlRY80saedXPhAugQGbMN WqhhqcP4rFAcyWnOTMpgpsnq95hd9cLWMvSYnmNgLaUT9zS5ezoVIZA+8AYxYJjRCUjb QuLQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject :content-transfer-encoding:mime-version:message-id:date:to:from :dkim-signature; bh=W4vu8agVHwvbXrsKUiOITU+gaO6bmn5JUQXLjONPufY=; b=l9hKkUJ92CGITtkdwHYOFpbeRz8Dh67TpM+hH9twoQUyR6oxD0qOypW7uqdsllhOMc 5iaPtXAnoq6ZgUkz3ZXHnf2dMscXOBwnnWYHtT1Jp906sHfjpHL4TmIaO7H1z1rTSoMw OnjqQddEUvZ1+qYaxlmYWdRJgNnCPR9vYbf51GdlWc5WozYwTSaNU0P3GcvFTIHoC/kA Imf0xnOr7sWeR6Fagc3WtKpU2i4N6lKuze+ENhVhM+HQORmKyZI0Wu9Unb8d8ZAXGTXx uImCmH5fyPMAUnnGIYMYTLCCSAmUeA0ZuaPOQRBIDAhqqj57RbEKcP8lnx9iOIvht3en Aw9g== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=qDZ19RST; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id a18si2318607eda.350.2019.05.10.08.20.23 for (version=TLS1 cipher=AES128-SHA bits=128/128); Fri, 10 May 2019 08:20:23 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=qDZ19RST; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1]:44956 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hP7Ju-0007R5-5y for patch@linaro.org; Fri, 10 May 2019 11:20:22 -0400 Received: from eggs.gnu.org ([209.51.188.92]:55911) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hP7JN-0007OD-Un for qemu-devel@nongnu.org; Fri, 10 May 2019 11:19:52 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1hP7JM-00088U-LW for qemu-devel@nongnu.org; Fri, 10 May 2019 11:19:49 -0400 Received: from mail-pl1-x62a.google.com ([2607:f8b0:4864:20::62a]:34686) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1hP7JM-00086s-68 for qemu-devel@nongnu.org; Fri, 10 May 2019 11:19:48 -0400 Received: by mail-pl1-x62a.google.com with SMTP id w7so3005796plz.1 for ; Fri, 10 May 2019 08:19:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=W4vu8agVHwvbXrsKUiOITU+gaO6bmn5JUQXLjONPufY=; b=qDZ19RST39rN7iPL3XmiCMPx33dTaWKcO78va4YYAcUTDl7JI0aVNAz2v25THaEUv8 5YDPtDkwkyLWa8nSqJ169FQ3J2wi2G9cZ1LykgWGRcJEhSF9BZPJn80HLUK0tx04Tw5L A1S0ryo3CEyHuoQKmtyoF1XqCxLTd0Zryr33Se7XWVFud8LjzcfUd6xx0KftWbkziBed WhIYYT99Bcbe7N+3D/cq/k2W0BYgX0uSI+AnFjkxIctXjCOdpQF6mkzZG/CQaLqaGCiV uoD6gtY3BynuL1t8s9xcfJusdQvIDOrm2QjAM6KvXB1ws0fvxbJz+DRSYsBiAuI+z77S T4+g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=W4vu8agVHwvbXrsKUiOITU+gaO6bmn5JUQXLjONPufY=; b=rjz9Sxawh5M6kCs/+2qrRsy9j5GxD+q7xP6d1OJv7cB8+rrV/H6mG2D/hrDbNT3LQ5 hEJOKLxZ5nTQhhEj6+k6SfiCnZPP83pmJzBZvKQEYglkUFqhWNbvLdXT9OUcY839xbta 07oYCuhf148NKErYXN5G0kLLupRZQonPwpaSEwDsDMrX0cSalUetmGcrMFttiyLryUcy EH9An4FxTPtHHucnlKqj4eGbWHa+f5fQbZbyTv2Padm/aLyrct0ryhNP9lY2cpOIcn30 1GGxUXkBx3rKQWv5xJOu+d+Do0RTdiEaGgnvoHboVjLSpMXsCR6WgH1QdDuhAOarfWyV ZLbw== X-Gm-Message-State: APjAAAU5nE2ObI7VgtTsOnjccgw2TZd3k3gxG/Mv7ATMqXOFNngJhYDr 6aL9OfC2VMI5/ikysFRaVuNJBcNKsfc= X-Received: by 2002:a17:902:854a:: with SMTP id d10mr14049128plo.8.1557501586311; Fri, 10 May 2019 08:19:46 -0700 (PDT) Received: from localhost.localdomain (97-113-13-231.tukw.qwest.net. [97.113.13.231]) by smtp.gmail.com with ESMTPSA id 19sm5920517pgz.24.2019.05.10.08.19.45 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 10 May 2019 08:19:45 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Fri, 10 May 2019 08:19:17 -0700 Message-Id: <20190510151944.22981-1-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::62a Subject: [Qemu-devel] [PULL 00/27] tcg: Add CPUClass::tlb_fill X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" The following changes since commit efb4f3b62c69383a7308d7b739a3193e7c0ccae8: Merge remote-tracking branch 'remotes/stefanha/tags/block-pull-request' into staging (2019-05-10 14:49:36 +0100) are available in the Git repository at: https://github.com/rth7680/qemu.git tags/pull-tcg-20190510 for you to fetch changes up to 5f32c102ec3a0db4773d0f74b398191b578c0720: tcg: Use tlb_fill probe from tlb_vaddr_to_host (2019-05-10 07:58:11 -0700) ---------------------------------------------------------------- Add CPUClass::tlb_fill. Improve tlb_vaddr_to_host for use by ARM SVE no-fault loads. ---------------------------------------------------------------- Richard Henderson (27): tcg: Add CPUClass::tlb_fill target/alpha: Convert to CPUClass::tlb_fill target/arm: Convert to CPUClass::tlb_fill target/cris: Convert to CPUClass::tlb_fill target/hppa: Convert to CPUClass::tlb_fill target/i386: Convert to CPUClass::tlb_fill target/lm32: Convert to CPUClass::tlb_fill target/m68k: Convert to CPUClass::tlb_fill target/microblaze: Convert to CPUClass::tlb_fill target/mips: Pass a valid error to raise_mmu_exception for user-only target/mips: Tidy control flow in mips_cpu_handle_mmu_fault target/mips: Convert to CPUClass::tlb_fill target/moxie: Convert to CPUClass::tlb_fill target/nios2: Convert to CPUClass::tlb_fill target/openrisc: Convert to CPUClass::tlb_fill target/ppc: Convert to CPUClass::tlb_fill target/riscv: Convert to CPUClass::tlb_fill target/s390x: Convert to CPUClass::tlb_fill target/sh4: Convert to CPUClass::tlb_fill target/sparc: Convert to CPUClass::tlb_fill target/tilegx: Convert to CPUClass::tlb_fill target/tricore: Convert to CPUClass::tlb_fill target/unicore32: Convert to CPUClass::tlb_fill target/xtensa: Convert to CPUClass::tlb_fill tcg: Use CPUClass::tlb_fill in cputlb.c tcg: Remove CPUClass::handle_mmu_fault tcg: Use tlb_fill probe from tlb_vaddr_to_host include/exec/cpu_ldst.h | 50 +++-------- include/exec/exec-all.h | 9 -- include/qom/cpu.h | 12 ++- target/alpha/cpu.h | 5 +- target/arm/internals.h | 10 ++- target/cris/cpu.h | 5 +- target/hppa/cpu.h | 8 +- target/i386/cpu.h | 5 +- target/lm32/cpu.h | 5 +- target/m68k/cpu.h | 5 +- target/microblaze/cpu.h | 5 +- target/mips/internal.h | 5 +- target/moxie/cpu.h | 5 +- target/nios2/cpu.h | 5 +- target/openrisc/cpu.h | 5 +- target/ppc/cpu.h | 7 +- target/riscv/cpu.h | 5 +- target/s390x/internal.h | 5 +- target/sh4/cpu.h | 5 +- target/sparc/cpu.h | 5 +- target/tricore/cpu.h | 6 +- target/unicore32/cpu.h | 5 +- target/xtensa/cpu.h | 5 +- accel/tcg/cputlb.c | 88 +++++++++++++++++-- accel/tcg/user-exec.c | 36 ++------ target/alpha/cpu.c | 5 +- target/alpha/helper.c | 24 +++-- target/alpha/mem_helper.c | 16 ---- target/arm/cpu.c | 22 +---- target/arm/helper.c | 90 +++++++++++-------- target/arm/op_helper.c | 29 +----- target/arm/sve_helper.c | 6 +- target/cris/cpu.c | 5 +- target/cris/helper.c | 61 ++++++------- target/cris/op_helper.c | 28 ------ target/hppa/cpu.c | 5 +- target/hppa/mem_helper.c | 16 ++-- target/i386/cpu.c | 5 +- target/i386/excp_helper.c | 53 ++++++----- target/i386/mem_helper.c | 21 ----- target/lm32/cpu.c | 5 +- target/lm32/helper.c | 8 +- target/lm32/op_helper.c | 16 ---- target/m68k/cpu.c | 2 +- target/m68k/helper.c | 89 +++++++++---------- target/m68k/op_helper.c | 15 ---- target/microblaze/cpu.c | 5 +- target/microblaze/helper.c | 101 ++++++++++----------- target/microblaze/op_helper.c | 19 ---- target/mips/cpu.c | 5 +- target/mips/helper.c | 81 ++++++++--------- target/mips/op_helper.c | 15 ---- target/moxie/cpu.c | 5 +- target/moxie/helper.c | 65 +++----------- target/nios2/cpu.c | 5 +- target/nios2/helper.c | 170 +++++++++++++++++------------------- target/nios2/mmu.c | 12 --- target/openrisc/cpu.c | 5 +- target/openrisc/mmu.c | 69 +++++++-------- target/ppc/mmu_helper.c | 16 ++-- target/ppc/translate_init.inc.c | 5 +- target/ppc/user_only_helper.c | 14 +-- target/riscv/cpu.c | 5 +- target/riscv/cpu_helper.c | 50 +++++------ target/s390x/cpu.c | 5 +- target/s390x/excp_helper.c | 67 +++++++++----- target/s390x/mem_helper.c | 16 ---- target/sh4/cpu.c | 5 +- target/sh4/helper.c | 189 +++++++++++++++++++--------------------- target/sh4/op_helper.c | 12 --- target/sparc/cpu.c | 5 +- target/sparc/ldst_helper.c | 15 ---- target/sparc/mmu_helper.c | 58 +++++++----- target/tilegx/cpu.c | 10 ++- target/tricore/cpu.c | 1 + target/tricore/helper.c | 23 +++-- target/tricore/op_helper.c | 26 ------ target/unicore32/cpu.c | 5 +- target/unicore32/helper.c | 23 ----- target/unicore32/op_helper.c | 14 --- target/unicore32/softmmu.c | 13 ++- target/xtensa/cpu.c | 5 +- target/xtensa/helper.c | 33 ++++--- 83 files changed, 868 insertions(+), 1131 deletions(-)