From patchwork Tue Dec 25 20:54:47 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 154470 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp5208349ljp; Tue, 25 Dec 2018 12:56:04 -0800 (PST) X-Google-Smtp-Source: ALg8bN7y5Tqvq6b/NrIrCf2RZNAe/KND9TDtWzzS8SKhKHIEAZaDM3bRZnx4/EbeVv0CpRa3uOfZ X-Received: by 2002:ac8:3134:: with SMTP id g49mr16147133qtb.312.1545771363996; Tue, 25 Dec 2018 12:56:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1545771363; cv=none; d=google.com; s=arc-20160816; b=Uzg4uu3Z0tyeXO2a22D19EmkN33zgH0ToAw54R7mnhGecSRX3DXmFixzu/uDA7kLWO Jian1WYKhT5aFvh48Zn8ZN8icirOQ3WLf5Z1XPw+F+C7OIpt4Ir3iZMOkDVxpcnrDTj9 iyMnOTD/s8VLhiAaQV/yVZdBRgnfJGsFiAB0n0SU/UozwAnnsOfn4h8VkkDN6+72DjSc o1HwPfl7VYWJ4J6g+OjqBv2LxznKuDA97X1iyZ3eiSkrsDWupFu3GXWFTmtK3fDnFill YkxozpmEfBbAl2bhmzEeRd2IOI358pXLnLAg1p0jLCn0+eZZv503tlYLAlVHloEK9MQ+ By+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject :content-transfer-encoding:mime-version:message-id:date:to:from :dkim-signature; bh=INYw/9R+MqX/KgXL0ld+9yOVgQbGZEmWltgXASHho4c=; b=nNV0IaI5g0ppDEPRJBBMy5TCxqmM/XYnKWtjCxTfaYWpMx/1FOtjr5/5/u8GjZdQH/ g6ZsiM7KTxXrL+Ogem+iET6tnG8Lfy5w4lpKdXyMUWLvC7U78cHmK9OPjLKNX7UBXtTn x9Gf7xOnbhEMJlB/hNo8vrmNpbh1opl6JF43TdTU/BcGd5ArIkQm349UY9EuOYudeyY1 Kqk8biIed6N/Fs7OVKe5VmNlIztx00CJQRR/UJwlwfTsqsegE7OjWGlj9Hi91m6Nq0fb LISLOKRetF6MUp0gV2sVfUq/YI5xB701e3apkwU81hgOW7mYWxunvWumFiKy8nQU2Cf3 2qgQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=R2k5ixkR; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [208.118.235.17]) by mx.google.com with ESMTPS id n9si3242829qvg.147.2018.12.25.12.56.03 for (version=TLS1 cipher=AES128-SHA bits=128/128); Tue, 25 Dec 2018 12:56:03 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=R2k5ixkR; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1]:43008 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gbtkB-0003fX-GI for patch@linaro.org; Tue, 25 Dec 2018 15:56:03 -0500 Received: from eggs.gnu.org ([208.118.235.92]:49416) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gbtjv-0003dR-QO for qemu-devel@nongnu.org; Tue, 25 Dec 2018 15:55:48 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gbtjs-00065i-LD for qemu-devel@nongnu.org; Tue, 25 Dec 2018 15:55:47 -0500 Received: from mail-pf1-x42a.google.com ([2607:f8b0:4864:20::42a]:43998) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1gbtjs-00064X-FT for qemu-devel@nongnu.org; Tue, 25 Dec 2018 15:55:44 -0500 Received: by mail-pf1-x42a.google.com with SMTP id w73so7067713pfk.10 for ; Tue, 25 Dec 2018 12:55:44 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=INYw/9R+MqX/KgXL0ld+9yOVgQbGZEmWltgXASHho4c=; b=R2k5ixkRwZ3l4TUJS6YTj8xMaEWmplqn3yaT2BZCyZiGbYYZU/k0gxSevFzUVNB65T 9pBj3K2TtXgCoWWN634wd0AICICStkCvW1upuO7w3yeqg7TP8c/2hzgWhL9qP8w1YEVT u4sk/e4LexKWbff3rOURG+TxG1YKCVj9cQez0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=INYw/9R+MqX/KgXL0ld+9yOVgQbGZEmWltgXASHho4c=; b=bp3li3R1t8MX8gjd/rweeR5uYLEW4iImA5RoJQFaU0YCnMHhiqKJRWdmlyMi6x6N5e /Jtbjtw0/gr18x50k5/YVCiUf3pZ149aUiwHyEXktBt9STRZ9HN0dvHFRC/BJxGYvzoM SUh2Hma4hGX6jXQy7n3J+AA5ke2KaGB8WwkdUudoSWcyzaHQg0D+Xyq4DlvU33qmncCQ gxNPbUPyxdlYbN2oKGfEgkyIuyPmYa5UMJJyx8ft+UqtsXghbpvIFCz7pJM+0V63y2RA XH1aefoloFa+cCGWU6hRxR7piOqCO/9rvpDsoQ+1S071eHTaFOX1sGzWXv8cXjmrVLOo epkQ== X-Gm-Message-State: AJcUukeome8TGK35pzzEzdfKn17rCsYDm3aTtyNBXv3hhJhLGu0Ss0Ib C3opHf5FDpLrDWtWdi+lLEJe6F0ktoc= X-Received: by 2002:a63:31cc:: with SMTP id x195mr16790465pgx.52.1545771342950; Tue, 25 Dec 2018 12:55:42 -0800 (PST) Received: from cloudburst.home (c211-28-135-144.sunsh3.vic.optusnet.com.au. [211.28.135.144]) by smtp.gmail.com with ESMTPSA id t21sm48501628pgg.24.2018.12.25.12.55.36 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 25 Dec 2018 12:55:42 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Wed, 26 Dec 2018 07:54:47 +1100 Message-Id: <20181225205529.10874-1-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.2 MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::42a Subject: [Qemu-devel] [PULL 00/42] tcg queued patches X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" The following changes since commit 9b2e891ec5ccdb4a7d583b77988848282606fdea: Merge remote-tracking branch 'remotes/marcel/tags/rdma-pull-request' into staging (2018-12-22 11:25:31 +0000) are available in the Git repository at: https://github.com/rth7680/qemu.git tags/pull-tcg-20181226 for you to fetch changes up to 4250da10923347c9ee907f8d72bd93dfa5ee8742: tcg: Improve call argument loading (2018-12-26 06:58:43 +1100) ---------------------------------------------------------------- Host support for riscv64. Dead code elimination pass. Register allocation improvements. ---------------------------------------------------------------- Alistair Francis (23): elf.h: Add the RISCV ELF magic numbers linux-user: Add host dependency for RISC-V 32-bit linux-user: Add host dependency for RISC-V 64-bit exec: Add RISC-V GCC poison macro tcg/riscv: Add the tcg-target.h file tcg/riscv: Add the tcg target registers tcg/riscv: Add support for the constraints tcg/riscv: Add the immediate encoders tcg/riscv: Add the instruction emitters tcg/riscv: Add the relocation functions tcg/riscv: Add the mov and movi instruction tcg/riscv: Add the extract instructions tcg/riscv: Add the out load and store instructions tcg/riscv: Add the add2 and sub2 instructions tcg/riscv: Add branch and jump instructions tcg/riscv: Add slowpath load and store instructions tcg/riscv: Add direct load and store instructions tcg/riscv: Add the out op decoder tcg/riscv: Add the prologue generation and register the JIT tcg/riscv: Add the target init code tcg: Add RISC-V cpu signal handler disas: Add RISC-V support configure: Add support for building RISC-V host Richard Henderson (19): disas/microblaze: Remove unused REG_SP macro linux-user: Add safe_syscall for riscv64 host tcg: Renumber TCG_CALL_* flags tcg: Add TCG_CALL_NO_RETURN tcg: Reference count labels tcg: Add reachable_code_pass tcg: Add preferred_reg argument to tcg_reg_alloc tcg: Add preferred_reg argument to temp_load tcg: Add preferred_reg argument to temp_sync tcg: Add preferred_reg argument to tcg_reg_alloc_do_movi tcg: Add output_pref to TCGOp tcg: Improve register allocation for matching constraints tcg: Dump register preference info with liveness tcg: Reindent parts of liveness_pass_1 tcg: Rename and adjust liveness_pass_1 helpers tcg: Split out more subroutines from liveness_pass_1 tcg: Add TCG_OPF_BB_EXIT tcg: Record register preferences during liveness tcg: Improve call argument loading include/elf.h | 55 + include/exec/helper-head.h | 13 + include/exec/helper-tcg.h | 21 +- include/exec/poison.h | 1 + linux-user/host/riscv32/hostdep.h | 11 + linux-user/host/riscv64/hostdep.h | 34 + tcg/riscv/tcg-target.h | 177 +++ tcg/tcg-op.h | 1 + tcg/tcg-opc.h | 7 +- tcg/tcg.h | 31 +- accel/tcg/user-exec.c | 75 ++ disas.c | 10 +- disas/microblaze.c | 1 - tcg/riscv/tcg-target.inc.c | 1949 ++++++++++++++++++++++++++++ tcg/tcg-op.c | 2 + tcg/tcg.c | 626 +++++++-- MAINTAINERS | 12 +- configure | 12 +- linux-user/host/riscv64/safe-syscall.inc.S | 77 ++ 19 files changed, 2948 insertions(+), 167 deletions(-) create mode 100644 linux-user/host/riscv32/hostdep.h create mode 100644 linux-user/host/riscv64/hostdep.h create mode 100644 tcg/riscv/tcg-target.h create mode 100644 tcg/riscv/tcg-target.inc.c create mode 100644 linux-user/host/riscv64/safe-syscall.inc.S