From patchwork Thu Nov 8 17:52:41 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 150560 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp1136622ljp; Thu, 8 Nov 2018 09:56:59 -0800 (PST) X-Google-Smtp-Source: AJdET5d8JrlpUoTQkfiisk8ZRCGu8PQaioujE9big3/CMLnfqDbL+ur/ORzIAgiiDMoF8UalqOPe X-Received: by 2002:a37:5f05:: with SMTP id t5mr5309011qkb.47.1541699819505; Thu, 08 Nov 2018 09:56:59 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1541699819; cv=none; d=google.com; s=arc-20160816; b=dR/KKWiJDjpme15ayFxKDiz7Mfp40wSHWgpB1x9I/oJMIRD/wYyA8xUX6Lt//dZuwx hkhVDFyLo5xKW4ScjeKFDUmaGNOc3Q3iOeeo3Ca2ibjTBaSBQi51w4MIs7M1BcjsvOhq gKi1soLhSf9hLW7sAQGX5oE0eySYoH8NlZI0CrKPnwvJJ+u05t+BU6rhDQn01PcG94t+ 2dJURCzgpcq/3ewXMvaUJwvnKgeUXQXvu3RtrlSvFyMbuntZjIzxQEV+YX0g0SGyoLlP pGRvg3ORJwWtbEn46jG1QmGYb48qTGocQm+eXXNUWT+PAM+IeBtRBf2aEYplsyowgobg XwiQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:message-id:date:to:from :dkim-signature; bh=etFtGCaF2qN0AFujDnG4tp2Dno86F6FFNyzI4Fax+4s=; b=qmlFLV88IQFCBdGSN62BJHfrRxzmMSynN/aW/Kzfu8E8sy3m5wnnQPkwCYBz3RbS0b YgscPd5q+8wMXpGuHwOn6qt384JKELvGbM4vECWwnHrR5MLLgKTzZSXGIyNBW0pJe16q W+T2AyFkR6D60MXWrsogmJPFUQHakZRAeoA27aiMENNJi7Eiqz6GF9qHcAEwL2IUy3T2 Ls8AI81gPAEXX/YlmVzYwfoDXJ8V8zVdmeifLFsGyLdnD595HfoyvW099auQKgSggSat V5ssR+cJYfz7fH2ACdPOYj5z9WMTc+d/WEL3O9T1hGkolsQh8DVw4ePyMk85PULA0fD1 B9fA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=Z9ktrA3j; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id f123si3511923qkc.115.2018.11.08.09.56.59 for (version=TLS1 cipher=AES128-SHA bits=128/128); Thu, 08 Nov 2018 09:56:59 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=Z9ktrA3j; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:58340 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gKoY7-000310-12 for patch@linaro.org; Thu, 08 Nov 2018 12:56:59 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:39530) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gKoW8-0001c6-DX for qemu-devel@nongnu.org; Thu, 08 Nov 2018 12:54:58 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gKoW3-00089O-8H for qemu-devel@nongnu.org; Thu, 08 Nov 2018 12:54:56 -0500 Received: from mail-wr1-x441.google.com ([2a00:1450:4864:20::441]:43410) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1gKoW2-000880-Tm for qemu-devel@nongnu.org; Thu, 08 Nov 2018 12:54:51 -0500 Received: by mail-wr1-x441.google.com with SMTP id y3-v6so21910283wrh.10 for ; Thu, 08 Nov 2018 09:54:50 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=etFtGCaF2qN0AFujDnG4tp2Dno86F6FFNyzI4Fax+4s=; b=Z9ktrA3jjinnNXC+EMoGZ0oPnQMuc7c1XYoEknm53ZS8PbHr+JooCvD9+gW9z2ygaQ G2EWiMyKIoNc5r05qBsZrCpC1H3gz6Jy3/12uY6OJSIMc5j//vJfmctz43JXu8Dp7rZ2 vahyOEz8O0U+FyzeRdF7q/k3m3CQeUeELswrg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=etFtGCaF2qN0AFujDnG4tp2Dno86F6FFNyzI4Fax+4s=; b=DjlqV47ZnXAUfi7luPG2ah5sO1cc7EG/kgKpABv7os5cAR/h9/dgSx10ozmHahLLKa 4NheBFhJzMrW6vhSlG5i512mWxEUYRWAdniJ2W2V9t7XjdITVaf8tCx1/5po/3+Mrw7d XV+oFfk17+/FV1/OXjHd3l5uMP2k2+h9RNlBQXw46oSey/fURZMRqmHL1AF4nF4QrEm4 Ch+ZlamASU7MkcAPK5Whhn6wAP+olSiAvDd5lzAkqZpl6KL9SANmOUSWsFZNilCoiC4I IW5G9kz6IaZZ1huAxPCYdP7hC4pY5jO9GlaL3GMFvzC0KM+JO/NC/JKBtlI8MrAHc908 Ym/w== X-Gm-Message-State: AGRZ1gKv9533ZPmf2CsGeU8KSkAb8ITn6HMXy9rNbETaezjLcAnzGu1Y YDysXMxp/zJA1zjTWDC0a3x8RdL5w7OoXQ== X-Received: by 2002:adf:c90e:: with SMTP id m14-v6mr5177502wrh.6.1541699688758; Thu, 08 Nov 2018 09:54:48 -0800 (PST) Received: from cloudburst.twiddle.net (70.red-2-141-114.dynamicip.rima-tde.net. [2.141.114.70]) by smtp.gmail.com with ESMTPSA id l42-v6sm4411384wre.37.2018.11.08.09.54.47 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Thu, 08 Nov 2018 09:54:47 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Thu, 8 Nov 2018 18:52:41 +0100 Message-Id: <20181108175246.13416-1-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.2 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:4864:20::441 Subject: [Qemu-devel] [PATCH v3 0/5] target/arm: KVM vs ARMISARegisters X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org, qemu-arm@nongnu.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" My previous patch set for replacing feature bits with id registers failed to consider that these id registers are beginning to control migration, and thus we must fill them in for KVM as well. Thus, we want to initialize these values within CPU from the host. Finally, re-send the T32EE conversion patch, fixing the build failure on an arm32 host in kvm32.c. Changes, v2->v3: * Work around sysreg read failures from old host kernels. Changes, v1->v2: * Remove assert that AArch32 sysreg <= UINT32_MAX. * Remove unused local variable. * Add commentary for AArch32 sysregs vs missing AArch32 support. r~ Richard Henderson (5): target/arm: Install ARMISARegisters from kvm host target/arm: Fill in ARMISARegisters for kvm64 target/arm: Introduce read_sys_reg32 for kvm32 target/arm: Fill in ARMISARegisters for kvm32 target/arm: Convert t32ee from feature bit to isar3 test target/arm/cpu.h | 6 ++- target/arm/kvm_arm.h | 1 + linux-user/elfload.c | 2 +- target/arm/cpu.c | 4 -- target/arm/helper.c | 2 +- target/arm/kvm.c | 1 + target/arm/kvm32.c | 75 ++++++++++++++++++++---------------- target/arm/kvm64.c | 90 +++++++++++++++++++++++++++++++++++++++++++- target/arm/machine.c | 3 +- 9 files changed, 141 insertions(+), 43 deletions(-) -- 2.17.2