From patchwork Fri Feb 24 11:20:45 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Alex_Benn=C3=A9e?= X-Patchwork-Id: 94431 Delivered-To: patch@linaro.org Received: by 10.140.20.99 with SMTP id 90csp643953qgi; Fri, 24 Feb 2017 03:25:09 -0800 (PST) X-Received: by 10.200.56.24 with SMTP id q24mr1895472qtb.234.1487935509464; Fri, 24 Feb 2017 03:25:09 -0800 (PST) Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id i62si5419362qtd.237.2017.02.24.03.25.08 for (version=TLS1 cipher=AES128-SHA bits=128/128); Fri, 24 Feb 2017 03:25:09 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:36294 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1chDzm-0002GI-QZ for patch@linaro.org; Fri, 24 Feb 2017 06:25:06 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:45376) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1chDw5-00077I-54 for qemu-devel@nongnu.org; Fri, 24 Feb 2017 06:21:18 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1chDw1-00006A-4u for qemu-devel@nongnu.org; Fri, 24 Feb 2017 06:21:17 -0500 Received: from mail-wm0-x22e.google.com ([2a00:1450:400c:c09::22e]:36495) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1chDw0-00005K-Tg for qemu-devel@nongnu.org; Fri, 24 Feb 2017 06:21:13 -0500 Received: by mail-wm0-x22e.google.com with SMTP id v77so11952870wmv.1 for ; Fri, 24 Feb 2017 03:21:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=RzFd7XYvsxlEPbpMcGoCwSe9EZpzaruHXfK32hjdJvI=; b=BmmlwtsX61JAGOwBoGQiC9RUOnaml9vMO+YOVljs8Rmff+G7AzIeXKCT1J+kJzHQtE NKp63Y4CXc6uScvol6E3eMzQkOiuvo6387nVvNn0/JQG9yxEDOU12sFcB0KFpRkOhFBh XVckL6+idgGZZw8o2gesZlopKXEDLVZRug4Vs= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=RzFd7XYvsxlEPbpMcGoCwSe9EZpzaruHXfK32hjdJvI=; b=LO6N2Muk1qv9HCRgkmbvn2wFznJMCPMHT5UMn+8kn+isVNsJG6QSAWikKKw7uDvWJ7 GMR/OtsiJj4NcFc1+bV8E3wXicaqYJC8tZ05RpyYaan4GhjsN73bq/3b7f2o9eqqNotQ kzJcFewk4QbMTpPtOXE0IY0/VT6poOpSTjEVcx0GEEvIc+iD2KLVS2+7E9lRqvNQNYKt o6Fsz3+Hptqj2s+mp1ZTRXPSokDmGshFt5yqgbHWklTSNedSzkPc73Hfek7nQzIGLrgA lX5ZiV5vJkb9h+Lbx+Kjg5WXa1xfxdfOMX2FMlkR8FR0CnRHKPvMZSvWmRDw8xAd6UlH sr2g== X-Gm-Message-State: AMke39nhfh+nXTc/0q09UfsCXs7uZQFZl5bod1qXyeIpUer/HThmW2YfBp8jHENFw9/feSJ4 X-Received: by 10.28.18.130 with SMTP id 124mr2269370wms.8.1487935271626; Fri, 24 Feb 2017 03:21:11 -0800 (PST) Received: from zen.linaro.local (host5-81-235-77.range5-81.btcentralplus.com. [5.81.235.77]) by smtp.gmail.com with ESMTPSA id k187sm1936460wmb.13.2017.02.24.03.21.09 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 24 Feb 2017 03:21:09 -0800 (PST) Received: from zen.home (localhost [127.0.0.1]) by zen.linaro.local (Postfix) with ESMTP id 261BF3E037F; Fri, 24 Feb 2017 11:21:09 +0000 (GMT) From: =?utf-8?q?Alex_Benn=C3=A9e?= To: peter.maydell@linaro.org Date: Fri, 24 Feb 2017 11:20:45 +0000 Message-Id: <20170224112109.3147-1-alex.bennee@linaro.org> X-Mailer: git-send-email 2.11.0 MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic] X-Received-From: 2a00:1450:400c:c09::22e Subject: [Qemu-devel] [PULL 00/24] MTTCG Base enabling patches with ARM enablement X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: =?utf-8?q?Alex_Benn=C3=A9e?= , qemu-devel@nongnu.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" The following changes since commit 2d896b454a0e19ec4c1ddbb0e0b65b7e54fcedf3: Revert "hw/mips: MIPS Boston board support" (2017-02-23 18:04:45 +0000) are available in the git repository at: https://github.com/stsquad/qemu.git tags/pull-mttcg-240217-1 for you to fetch changes up to ca759f9e387db87e1719911f019bc60c74be9ed8: tcg: enable MTTCG by default for ARM on x86 hosts (2017-02-24 10:32:46 +0000) ---------------------------------------------------------------- This is the MTTCG pull-request as posted yesterday. ---------------------------------------------------------------- Alex Bennée (18): docs: new design document multi-thread-tcg.txt tcg: move TCG_MO/BAR types into own file tcg: add kick timer for single-threaded vCPU emulation tcg: rename tcg_current_cpu to tcg_current_rr_cpu tcg: remove global exit_request tcg: enable tb_lock() for SoftMMU tcg: enable thread-per-vCPU cputlb: add assert_cpu_is_self checks cputlb: tweak qemu_ram_addr_from_host_nofail reporting cputlb and arm/sparc targets: convert mmuidx flushes from varg to bitmap cputlb: add tlb_flush_by_mmuidx async routines cputlb: atomically update tlb fields used by tlb_reset_dirty cputlb: introduce tlb_flush_*_all_cpus[_synced] target-arm/powerctl: defer cpu reset work to CPU context target-arm: don't generate WFE/YIELD calls for MTTCG target-arm: ensure all cross vCPUs TLB flushes complete hw/misc/imx6_src: defer clearing of SRC_SCR reset bits tcg: enable MTTCG by default for ARM on x86 hosts Jan Kiszka (1): tcg: drop global lock during TCG code execution KONRAD Frederic (2): tcg: add options for enabling MTTCG cputlb: introduce tlb_flush_* async work. Pranith Kumar (3): mttcg: translate-all: Enable locking debug in a debug build mttcg: Add missing tb_lock/unlock() in cpu_exec_step() tcg: handle EXCP_ATOMIC exception for system emulation configure | 6 + cpu-exec-common.c | 3 - cpu-exec.c | 89 ++++++--- cpus.c | 345 ++++++++++++++++++++++++++------- cputlb.c | 463 +++++++++++++++++++++++++++++++++++++-------- docs/multi-thread-tcg.txt | 350 ++++++++++++++++++++++++++++++++++ exec.c | 12 +- hw/core/irq.c | 1 + hw/i386/kvmvapic.c | 4 +- hw/intc/arm_gicv3_cpuif.c | 3 + hw/misc/imx6_src.c | 58 +++++- hw/ppc/ppc.c | 16 +- hw/ppc/spapr.c | 3 + include/exec/cputlb.h | 2 - include/exec/exec-all.h | 132 +++++++++++-- include/qom/cpu.h | 16 ++ include/sysemu/cpus.h | 2 + memory.c | 2 + qemu-options.hx | 20 ++ qom/cpu.c | 10 + target/arm/arm-powerctl.c | 202 +++++++++++++------- target/arm/arm-powerctl.h | 2 + target/arm/cpu.c | 4 +- target/arm/cpu.h | 18 +- target/arm/helper.c | 219 ++++++++++----------- target/arm/kvm.c | 7 +- target/arm/machine.c | 41 +++- target/arm/op_helper.c | 50 ++++- target/arm/psci.c | 4 +- target/arm/translate-a64.c | 8 +- target/arm/translate.c | 20 +- target/i386/smm_helper.c | 7 + target/s390x/misc_helper.c | 5 +- target/sparc/ldst_helper.c | 8 +- tcg/i386/tcg-target.h | 11 ++ tcg/tcg-mo.h | 48 +++++ tcg/tcg.h | 27 +-- translate-all.c | 66 ++----- translate-common.c | 21 +- vl.c | 49 ++++- 40 files changed, 1878 insertions(+), 476 deletions(-) create mode 100644 docs/multi-thread-tcg.txt create mode 100644 tcg/tcg-mo.h -- 2.11.0