From patchwork Fri Feb 9 14:39:31 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andre Przywara X-Patchwork-Id: 127860 Delivered-To: patch@linaro.org Received: by 10.46.124.24 with SMTP id x24csp681152ljc; Fri, 9 Feb 2018 06:43:47 -0800 (PST) X-Google-Smtp-Source: AH8x227yr2ZIZ/KLWrPwUrm8cD9gbL3/1wl5f8XfxmXkR78XwOxJ2s7hTgc65dh/v8eZGo0QUEw8 X-Received: by 10.36.3.17 with SMTP id e17mr3881616ite.41.1518187337124; Fri, 09 Feb 2018 06:42:17 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1518187337; cv=none; d=google.com; s=arc-20160816; b=K9tUwBu80wEEvteoERq1ZlJf8UTx5DAkQdv/BWgEtuexHJzJ3lt1T9k3/xf6TdrjqL j413O4ZRopkqLS6KenTEv1ubOEiSdQD2mXNLkAuwWN2iImUMSMFl2N2jjquOLIU+up9a ULCpybDcJVqz6vNz7iq5Frmr++nozckWGu7UT2cMMrv7jSfF7Dqeaq9l09cJVCVxoSBw 35oPeK6UwSDyMyJfsBjyw8f9ge7UEQHiUfskKTepyBdJiUNUCeav8UXmNumC/7T/sMjq wymzOCPjqSw61QvbLmQAuiwGaXj2Bz+Bp0YLHQdvYucdFNs2XdorHH6NDi1kzJ7fjJxg xfDQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:content-transfer-encoding:mime-version :list-subscribe:list-help:list-post:list-unsubscribe:list-id :precedence:subject:references:in-reply-to:message-id:date:to:from :dkim-signature:arc-authentication-results; bh=V28cUja4gnNh2/0hRVXoEx8ojwIQJFkYMBYyK04y1fM=; b=H4KBUaQtuYyoEIo1hymS9n+AIXooxMYUzokDfYhpmwsMG2yVevEqQzQS12t8OlPftM bmptGv4XL5e924NUlBUSbHgYvW7l4LUr0eYgbosvQFNjFhGaDGwZwrhB5zWWY+3vP1gG lZyixMvk5f8M5N+FNRtyWgxk/RZMjrncPmq3kp1KEZlj0m6Oo/FIWZSmaSF/tchgz7H6 M/D7QaxUSX5Y6SahPCN9Kz74rNwGAPuy8aZ3040hhzZlSM6ffcFHsm7pUcdHYj/bfl9i dfu9DOuC5vodtJu3qG0CZ22miNt3ZRog3mwHcdzAc/JKf4MerYxuCh7oI86CyXoBCGne xXTQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=A7yAi+2N; spf=pass (google.com: best guess record for domain of xen-devel-bounces@lists.xenproject.org designates 192.237.175.120 as permitted sender) smtp.mailfrom=xen-devel-bounces@lists.xenproject.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.xenproject.org (lists.xenproject.org. [192.237.175.120]) by mx.google.com with ESMTPS id v10si1588639iod.248.2018.02.09.06.42.16 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 09 Feb 2018 06:42:17 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of xen-devel-bounces@lists.xenproject.org designates 192.237.175.120 as permitted sender) client-ip=192.237.175.120; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=A7yAi+2N; spf=pass (google.com: best guess record for domain of xen-devel-bounces@lists.xenproject.org designates 192.237.175.120 as permitted sender) smtp.mailfrom=xen-devel-bounces@lists.xenproject.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1] helo=lists.xenproject.org) by lists.xenproject.org with esmtp (Exim 4.84_2) (envelope-from ) id 1ek9qr-0001ro-GB; Fri, 09 Feb 2018 14:40:33 +0000 Received: from us1-rack-dfw2.inumbo.com ([104.130.134.6]) by lists.xenproject.org with esmtp (Exim 4.84_2) (envelope-from ) id 1ek9qq-0001mu-B8 for xen-devel@lists.xenproject.org; Fri, 09 Feb 2018 14:40:32 +0000 X-Inumbo-ID: 1c9cfb62-0da7-11e8-ba59-bc764e045a96 Received: from mail-wm0-x242.google.com (unknown [2a00:1450:400c:c09::242]) by us1-rack-dfw2.inumbo.com (Halon) with ESMTPS id 1c9cfb62-0da7-11e8-ba59-bc764e045a96; Fri, 09 Feb 2018 15:40:03 +0100 (CET) Received: by mail-wm0-x242.google.com with SMTP id r71so15884885wmd.1 for ; Fri, 09 Feb 2018 06:40:31 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:in-reply-to:references; bh=VeMhzqTQZrNPpar0j5t6sZXyIro2XcM77hiX99m3+14=; b=A7yAi+2NdEkTQNkjyq19hsk5rrTCbB8HbYkMR9qtq+h9ugDncz+UHhFuDE9uyAOrvr mQMpoeTgMoMfiYBIIIY8U+d39SL8iiCrOCIQoruQLgE1keoFEIiq+LICI0lqRfC91dui qHLI0YJGjS3oZ+rsP99UN3+gZ6vIEOgEE472g= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references; bh=VeMhzqTQZrNPpar0j5t6sZXyIro2XcM77hiX99m3+14=; b=LjuBeRjFwCirg3lvgwvXvmIYpwuYwHdLQ5RjBYbN98wmrMeuhhw+he6ux7/PHhNwiv Nj5+DIPI0lJQggFGzIF9UsN02eUZpsUZc5paYzyC69iz9/rI5e3Ah37A15CbsxpBoT8E WizfOVfDuinsEtVgILj6qXXZ/GI2ty4Ym3nQVmCDv4L8JUl/TY+e5jQZusViSUjhOeUg je8bbzWsRVqt6Xr2z0gSY3+r+DXoeDybf3XiEtvzKjO/jBI6wgS+XQot5IvzJ9ZPzJod uJkRMdUq34SK4kh4xlXw7odhytzbsL9aq04k1V2DvP8BvYVJy9j3JjjGJ9jpZzmJlmER bOFg== X-Gm-Message-State: APf1xPBGqeEbJ0mCTxyuUQFjjsRu8OVE0Wy05Bsb9gEMISufRQ9cQ4Gv wzM9NGp8s0c4LipMRpw1Wa1xWg== X-Received: by 10.28.120.15 with SMTP id t15mr2296972wmc.34.1518187230377; Fri, 09 Feb 2018 06:40:30 -0800 (PST) Received: from e104803-lin.lan (mail.andrep.de. [217.160.17.100]) by smtp.gmail.com with ESMTPSA id b35sm2552229wra.13.2018.02.09.06.40.29 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 09 Feb 2018 06:40:29 -0800 (PST) From: Andre Przywara To: Stefano Stabellini , Julien Grall , xen-devel@lists.xenproject.org Date: Fri, 9 Feb 2018 14:39:31 +0000 Message-Id: <20180209143937.28866-44-andre.przywara@linaro.org> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20180209143937.28866-1-andre.przywara@linaro.org> References: <20180209143937.28866-1-andre.przywara@linaro.org> Subject: [Xen-devel] [RFC PATCH 43/49] ARM: new VGIC: Add preliminary stub implementations X-BeenThere: xen-devel@lists.xenproject.org X-Mailman-Version: 2.1.18 Precedence: list List-Id: Xen developer discussion List-Unsubscribe: , List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: xen-devel-bounces@lists.xenproject.org Sender: "Xen-devel" The Xen core code requires an interrupt controller emulation to implement arch_move_irqs(), to move the affinity of an hardware mapped virtual IRQ to another core. In the moment we don't implement this physical-follow-virtual regime in our new VGIC, so just provide an empty stub implementation to make the linker happy. Similarily vgic_clear_pending_irqs() is required by the ARM code, although it is suspected that it is actually not necessary. Go with a stub for now. Signed-off-by: Andre Przywara --- xen/arch/arm/vgic/vgic.c | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/xen/arch/arm/vgic/vgic.c b/xen/arch/arm/vgic/vgic.c index d91028bd43..77fa756329 100644 --- a/xen/arch/arm/vgic/vgic.c +++ b/xen/arch/arm/vgic/vgic.c @@ -770,6 +770,19 @@ void gic_dump_vgic_info(struct vcpu *v) irq->active ? "" : "not ", irq->enabled ? "" : "not "); } +void vgic_clear_pending_irqs(struct vcpu *v) +{ + /* + * TODO: It is unclear whether we really need this, so we might instead + * remove it on the caller site. + */ +} + +void arch_move_irqs(struct vcpu *v) +{ + /* TODO: implement this (?) */ +} + struct irq_desc *vgic_get_hw_irq_desc(struct domain *d, struct vcpu *v, unsigned int virq) {