From patchwork Fri Dec 6 16:45:15 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dan Murphy X-Patchwork-Id: 180926 Delivered-To: patch@linaro.org Received: by 2002:a92:3001:0:0:0:0:0 with SMTP id x1csp1028843ile; Fri, 6 Dec 2019 08:47:30 -0800 (PST) X-Google-Smtp-Source: APXvYqyHFN5irmpy+Uthxtv8DLq5QKS1KtZnbqyeHa0IXVpnSlCqdcH9q5nFycBYTJa7RH59PAYF X-Received: by 2002:aca:2207:: with SMTP id b7mr13350780oic.109.1575650849801; Fri, 06 Dec 2019 08:47:29 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1575650849; cv=none; d=google.com; s=arc-20160816; b=h50pnRTnO988oVTWs6tZni9TA0iB1SzswMlDLUPi6qg1Y9TbAHP0Wqr/ca8THBWjqv Y990vlPBx8pttOtYD+XL6vpKZzKgJH6NuUuzly+HaI7QqHFVH8QChDsYhvT6X+5peoyC z3fI6XxxrIde/E/7myBIhZvABsgDAZioivUmR2YKQlAbaZZ0A75hW/xUx+JAqJRhmdSD tCneGt6UH9s671Rh7du4abMdK7a+GgIv+gufmZ/fKBzwGHN9siIbHkCcHSu32q+2vJsk Nh8LiuNYIXgtAJbKCYhlS8TTVogJadb4CDNTeNEr9eHoGIx+Ty/QEo4/H0Viv7bmuA+C x/pQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=eWOw3QJP4L3LAo1YWMiAnMJSvxy22UtNfCBkDyDbRAU=; b=ix8gJqQiHioReyK3oi9TGjaQJnjHZVosdJ/LQ6PnRgRrD+7kv2Rgxwy4wOsUq/MdvP 8ozCAENYLwvKfZfbd3YkKG6QtaKAmuBecyo9lXHG8eGV4o/ubO5RyYwcKUngrwegp7ld MsIEme/VFtM+eeYAL3OyEgMsTqTFbQBmEHaJgDRi24QON9IXHlLWlMnOdJW//HcalVt2 frPCRl4sI7/sLeVJ/N6HPOvns94eSFH93LfP6vIm0FxoPXOW16MSWd4sEHfUJP2S7iFv dGUVocSe0ywVeKW6w14GBbgI9MlDsXtPSXCMp995j80YUQWBf+rt4Jx6OIw0z3C+K1us qZxA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=QoOAt2yU; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g2si7329130otn.117.2019.12.06.08.47.29; Fri, 06 Dec 2019 08:47:29 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=QoOAt2yU; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726425AbfLFQr0 (ORCPT + 27 others); Fri, 6 Dec 2019 11:47:26 -0500 Received: from fllv0016.ext.ti.com ([198.47.19.142]:37194 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726284AbfLFQr0 (ORCPT ); Fri, 6 Dec 2019 11:47:26 -0500 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id xB6GlLfs053956; Fri, 6 Dec 2019 10:47:21 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1575650841; bh=eWOw3QJP4L3LAo1YWMiAnMJSvxy22UtNfCBkDyDbRAU=; h=From:To:CC:Subject:Date; b=QoOAt2yUVAML0QV72QVvIDE3vjRsNrx0mhOOBCsFDLNZujeg+TJFt+V0wSOiBmqsQ eYkB+hOk5dMwOE4/pJOLspTeRvM1ZL+AsJmp5MZxd+c4sRZmMvNF8reuKOs3idEIhh N/Lw2UrjC0QlzMmHnkWds7VVGEJ/ls7i7iFPWRIc= Received: from DFLE112.ent.ti.com (dfle112.ent.ti.com [10.64.6.33]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id xB6GlLj3117204 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 6 Dec 2019 10:47:21 -0600 Received: from DFLE102.ent.ti.com (10.64.6.23) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1847.3; Fri, 6 Dec 2019 10:47:21 -0600 Received: from lelv0326.itg.ti.com (10.180.67.84) by DFLE102.ent.ti.com (10.64.6.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1847.3 via Frontend Transport; Fri, 6 Dec 2019 10:47:21 -0600 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id xB6GlLsQ106733; Fri, 6 Dec 2019 10:47:21 -0600 From: Dan Murphy To: , , , CC: , , , , Dan Murphy , Rob Herring Subject: [PATCH 1/2] dt-bindings: dp83867: Convert fifo-depth to common fifo-depth and make optional Date: Fri, 6 Dec 2019 10:45:15 -0600 Message-ID: <20191206164516.2702-1-dmurphy@ti.com> X-Mailer: git-send-email 2.23.0 MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert the ti,fifo-depth from a TI specific property to the common tx-fifo-depth property. Also add support for the rx-fifo-depth. These are optional properties for this device and if these are not available then the fifo depths are set to device default values. Signed-off-by: Dan Murphy Reported-by: Adrian Bunk CC: Rob Herring --- Documentation/devicetree/bindings/net/ti,dp83867.txt | 12 +++++++++--- 1 file changed, 9 insertions(+), 3 deletions(-) -- 2.23.0 diff --git a/Documentation/devicetree/bindings/net/ti,dp83867.txt b/Documentation/devicetree/bindings/net/ti,dp83867.txt index db6aa3f2215b..8c733ef0941f 100644 --- a/Documentation/devicetree/bindings/net/ti,dp83867.txt +++ b/Documentation/devicetree/bindings/net/ti,dp83867.txt @@ -8,8 +8,6 @@ Required properties: - ti,tx-internal-delay - RGMII Transmit Clock Delay - see dt-bindings/net/ti-dp83867.h for applicable values. Required only if interface type is PHY_INTERFACE_MODE_RGMII_ID or PHY_INTERFACE_MODE_RGMII_TXID - - ti,fifo-depth - Transmitt FIFO depth- see dt-bindings/net/ti-dp83867.h - for applicable values Note: If the interface type is PHY_INTERFACE_MODE_RGMII the TX/RX clock delays will be left at their default values, as set by the PHY's pin strapping. @@ -38,6 +36,14 @@ Optional property: be disabled by this property. When omitted, the PHY's default will be left as is. + - ti,fifo-depth - Transmitt FIFO depth- see dt-bindings/net/ti-dp83867.h + for applicable values (deprecated) + + -tx-fifo-depth - As defined in the ethernet-controller.yaml. Values for + the depth can be found in dt-bindings/net/ti-dp83867.h + -rx-fifo-depth - As defined in the ethernet-controller.yaml. Values for + the depth can be found in dt-bindings/net/ti-dp83867.h + Note: ti,min-output-impedance and ti,max-output-impedance are mutually exclusive. When both properties are present ti,max-output-impedance takes precedence. @@ -51,7 +57,7 @@ Example: reg = <0>; ti,rx-internal-delay = ; ti,tx-internal-delay = ; - ti,fifo-depth = ; + tx-fifo-depth = ; }; Datasheet can be found: