From patchwork Thu Nov 21 05:02:05 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Andreas_F=C3=A4rber?= X-Patchwork-Id: 179901 Delivered-To: patch@linaro.org Received: by 2002:a92:38d5:0:0:0:0:0 with SMTP id g82csp3086221ilf; Wed, 20 Nov 2019 21:02:49 -0800 (PST) X-Google-Smtp-Source: APXvYqxSK/jrc4ov9MGty2zY2LD/Gsgu8stnWW8AyRMLwZu/Tr8WMsIKqWAGKptk2p7hOKz0OF3j X-Received: by 2002:a17:906:d96c:: with SMTP id rp12mr11026977ejb.253.1574312569474; Wed, 20 Nov 2019 21:02:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1574312569; cv=none; d=google.com; s=arc-20160816; b=uBPUbM09p7ca+AlCX40aeScDLO6QbR+k2O+EXWxOSySC+bDrSRG1Q7jD/ZztAjrNTC 2tBm2OkWGDKzO5IxE4ro/1SribAIrxDIM2LXhbpOCCPwuAnae419mJIGPpDMkNn68Hgk fTHlU59reoNYlCsaqPCrArZ0g8dm17qfQO1MT5bRmrv8PPgYqGCjlmScKYOfoiDy0FUG 7/7ncznnAqzmZRZaOBvQXpi5L4G5y9PyrVFXzKnvxNxN1NhRlnX7V/eqgAq+xyJydop+ 9vSqCkkB2IUnqGlfW5d6a6gfo3cPySSvIA5gjmgmgkiljUb+/bT0g7EwiWkGa2hfMNLR zzAA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=3C2hy3Xj4qtfRRU/rV1uK9IDKax/XPkO1nsqeM+OEAI=; b=Ue7+yTiB13x5YesZKIIMZ5cbjSvz12Y3DOtmda/7bGaSJPx6uP4HWe/muZ75da+1Y6 596YhE6f8f4SkSFuHK1OeoS7TdBLxI+l2piXdi1zSzFaZ+JT1FnE3axe0ipXnIVe6QCR CnLRhKD66KyhHjgWBlCXNFm+hUNQqbWtfRN+CzV3tbVpnJG4wQA90Yf83Fm1kCJfx386 7TuswTlIYjD39KiV2MXw5vNebc4qoWNwytUS9jI6GDigH5b3az6JNHRBVlxoj0BzAAGx 3raNqbrJtzJhk778nrS4rZkCkJ+E02e+reLWZyupOUnzLIkRkmnD4tlgyiF0EYnxj9Vu Tk3Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id be24si1324467edb.156.2019.11.20.21.02.49; Wed, 20 Nov 2019 21:02:49 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726614AbfKUFCX (ORCPT + 26 others); Thu, 21 Nov 2019 00:02:23 -0500 Received: from mx2.suse.de ([195.135.220.15]:36450 "EHLO mx1.suse.de" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726343AbfKUFCW (ORCPT ); Thu, 21 Nov 2019 00:02:22 -0500 X-Virus-Scanned: by amavisd-new at test-mx.suse.de Received: from relay2.suse.de (unknown [195.135.220.254]) by mx1.suse.de (Postfix) with ESMTP id 7B1F3B052; Thu, 21 Nov 2019 05:02:20 +0000 (UTC) From: =?utf-8?q?Andreas_F=C3=A4rber?= To: linux-realtek-soc@lists.infradead.org Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, =?utf-8?q?Andreas_F=C3=A4rber?= , Rob Herring , Mark Rutland , devicetree@vger.kernel.org Subject: [PATCH v5 6/9] ARM: dts: rtd1195: Add irq muxes and UART interrupts Date: Thu, 21 Nov 2019 06:02:05 +0100 Message-Id: <20191121050208.11324-7-afaerber@suse.de> X-Mailer: git-send-email 2.16.4 In-Reply-To: <20191121050208.11324-1-afaerber@suse.de> References: <20191121050208.11324-1-afaerber@suse.de> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add iso and misc IRQ mux DT nodes for the Realtek RTD1195 SoC. Update the UART DT nodes with interrupts from those muxes, so that UART0 can be used without earlycon. Signed-off-by: Andreas Färber --- v4 -> v5: Unchanged v4: New arch/arm/boot/dts/rtd1195.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) -- 2.16.4 diff --git a/arch/arm/boot/dts/rtd1195.dtsi b/arch/arm/boot/dts/rtd1195.dtsi index db1171c5adfa..ee7761ae4ee0 100644 --- a/arch/arm/boot/dts/rtd1195.dtsi +++ b/arch/arm/boot/dts/rtd1195.dtsi @@ -118,6 +118,14 @@ #reset-cells = <1>; }; + iso_irq_mux: interrupt-controller@7000 { + compatible = "realtek,rtd1195-iso-irq-mux"; + reg = <0x7000 0x100>; + interrupts = ; + interrupt-controller; + #interrupt-cells = <1>; + }; + iso_reset: reset-controller@7088 { compatible = "snps,dw-low-reset"; reg = <0x7088 0x4>; @@ -137,6 +145,8 @@ reg-io-width = <4>; resets = <&iso_reset RTD1195_ISO_RSTN_UR0>; clock-frequency = <27000000>; + interrupt-parent = <&iso_irq_mux>; + interrupts = <2>; status = "disabled"; }; @@ -145,6 +155,14 @@ reg = <0x1a200 0x8>; }; + misc_irq_mux: interrupt-controller@1b000 { + compatible = "realtek,rtd1195-misc-irq-mux"; + reg = <0x1b000 0x100>; + interrupts = ; + interrupt-controller; + #interrupt-cells = <1>; + }; + uart1: serial@1b200 { compatible = "snps,dw-apb-uart"; reg = <0x1b200 0x100>; @@ -152,6 +170,8 @@ reg-io-width = <4>; resets = <&reset2 RTD1195_RSTN_UR1>; clock-frequency = <27000000>; + interrupt-parent = <&misc_irq_mux>; + interrupts = <3>; status = "disabled"; }; };