From patchwork Sat Oct 26 11:02:51 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 177815 Delivered-To: patch@linaro.org Received: by 2002:a92:409a:0:0:0:0:0 with SMTP id d26csp792934ill; Sat, 26 Oct 2019 04:03:45 -0700 (PDT) X-Google-Smtp-Source: APXvYqwZiU1EIfPtGEv43GDzJMvqdhWaPC7yuGH99nc47GjOdOS9M3u2x9cKGrI+M1+1H/94fMG0 X-Received: by 2002:a17:906:d972:: with SMTP id rp18mr7747263ejb.179.1572087825345; Sat, 26 Oct 2019 04:03:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1572087825; cv=none; d=google.com; s=arc-20160816; b=Xy2XwTFWNq7FNdsbhDOV9XAWy/wHa6L4wtmWGO2sTRI6rcwtTTNEEi1orsLMD7qmFl GO8pcjofbz/e1ZwRZwFiO0HPu3LnWWkyiPQSkPNnGemENh9VY9WJO5loejW2ikY1OlBo d6QDjOyqSwQbijKR8YqFUhrRbO9l4iMq4iyb3ZQTxmLeSwds7zvAssMEYcT9tzHx3aGV Yq4n2MTDfWUtn4OGsnq4ChkL/gaQ/APBxdSYoTPSWedBres4tz/VsHCGwrwiMc3OYtg6 ga3MZk1BebRbwUFH+sg5/9xUyuig1wyx0ufGeqPZ/CVJq9a9/MozZCTIcaoNJjE2AKbV sVIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=kgB5pCuOS2QWyyNQUlCeMbbF7mRF+VE6sHHJ2GG7b1c=; b=U61adTK7Q9ERiVFBIsrpY2lMmVP6VVcpNNKdNDtwzWSTTjM9HblsoEQx7RRVm9gr4g flSgK0DSuayrmMdWmewhCVz1f6VN8LyN0w2KCi4eZoFG39fs4on+kUp/1FqtFehqooif lVYtUhmX6o9Sg38rp+iosU5qjgH9o4lCATvtNAAY3wJuGmi2YofBHFP1ylqVZOwUc5/2 +yBO4jf+BsGCqEOeCBx+E/01oX8caUI0vh3y6ILvJ6W3uKu0j7+o04rFwbirx3+H5FPL jJhlrbcNkIb8rdlVgwos9lf6c+XBVfuY5ACGWnVqM2oEIp8x0M1nOERRI5IwnRAJ/Kzb xQKA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=SbzODjEX; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g31si3734578edg.206.2019.10.26.04.03.44; Sat, 26 Oct 2019 04:03:45 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=SbzODjEX; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726417AbfJZLDm (ORCPT + 26 others); Sat, 26 Oct 2019 07:03:42 -0400 Received: from mail-pl1-f193.google.com ([209.85.214.193]:46294 "EHLO mail-pl1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726350AbfJZLDl (ORCPT ); Sat, 26 Oct 2019 07:03:41 -0400 Received: by mail-pl1-f193.google.com with SMTP id q21so2767375plr.13 for ; Sat, 26 Oct 2019 04:03:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=kgB5pCuOS2QWyyNQUlCeMbbF7mRF+VE6sHHJ2GG7b1c=; b=SbzODjEX5F2nsIQtMtE/7zuAlvFC33+amDdkHp/rJOQk+V4QHMFoQEYKjTxrC7+0EH wfNC62GWoHZmzKCTfwGoze1lAZBCWhEiWmwnCiJKrHFsSu0yrrd69ax3bTQ/tbegcPRD KEJNpF7IrbjXa68LgYojYW7Erv19baPm5EDA8nKxzMCT37CIQ4opheXBMf+LFFBG7D1p IkB/vAWuQNfOmAL/CdFzRXdrBSoVj5/mhLTqM+rgZIXk0Qo/yOrM7ULQak2F+9xcHCoL ilxiNnBL2BPrkGTB1+J37JkxCKv3HdYEU5Oxda/Nq7a1YtihiaNGrocqpwvRckfZImlR 3chQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=kgB5pCuOS2QWyyNQUlCeMbbF7mRF+VE6sHHJ2GG7b1c=; b=BPe7zFqDaoeKgjhat4JI7hyQ5PDDCvCBnlVgUiGb63RuIs/UCKxcvCysPVxwu6VzCN BkLlEpBBdY8/QkysjWc7nf+4bbTk83sJMY4xUaJr+eFek31hE2bONOR/EjBD9ioGqHUa WDt2aEC5cIVoEzrL2cpcvxiadFnFLtU9ERP5PwQkgxxJukksa1V0IdlWbXMzsQvDSUk8 8lYyGykvDPxzmmSvVep1j80gGTroXwtjOeIleQqOCxOb0wsIdtSzcWpPg4Pcbb2nl04Q IIGTz6Adr9W2z5h1Y/zI4fdMr4R+uVycmKAGkpZxGA76LXzzrPwCJL1kwdPIXcdN63n/ vkYg== X-Gm-Message-State: APjAAAXUY1fkriYcT8JhedH63nrvzq17qmwXdyGhgaDn6b/AZMX9IZP4 XyYFpddB/EKacdM0f6QJiZ/XjbWRzA== X-Received: by 2002:a62:37c7:: with SMTP id e190mr10304501pfa.130.1572087819846; Sat, 26 Oct 2019 04:03:39 -0700 (PDT) Received: from localhost.localdomain ([2409:4072:6214:69c4:49ad:ba3c:6f9:2d8a]) by smtp.gmail.com with ESMTPSA id x129sm5543379pfx.14.2019.10.26.04.03.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 26 Oct 2019 04:03:39 -0700 (PDT) From: Manivannan Sadhasivam To: sboyd@kernel.org, mturquette@baylibre.com, robh+dt@kernel.org Cc: linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, haitao.suo@bitmain.com, darren.tsao@bitmain.com, fisher.cheng@bitmain.com, alec.lin@bitmain.com, Manivannan Sadhasivam Subject: [PATCH v6 5/7] arm64: dts: bitmain: Source common clock for UART controllers Date: Sat, 26 Oct 2019 16:32:51 +0530 Message-Id: <20191026110253.18426-6-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20191026110253.18426-1-manivannan.sadhasivam@linaro.org> References: <20191026110253.18426-1-manivannan.sadhasivam@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Remove fixed clock and source common clock for UART controllers. Signed-off-by: Manivannan Sadhasivam --- arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts | 9 --------- arch/arm64/boot/dts/bitmain/bm1880.dtsi | 12 ++++++++++++ 2 files changed, 12 insertions(+), 9 deletions(-) -- 2.17.1 diff --git a/arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts b/arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts index 3e8c70778e24..7a2c7f9c2660 100644 --- a/arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts +++ b/arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts @@ -49,12 +49,6 @@ reg = <0x1 0x00000000 0x0 0x40000000>; // 1GB }; - uart_clk: uart-clk { - compatible = "fixed-clock"; - clock-frequency = <500000000>; - #clock-cells = <0>; - }; - soc { gpio0: gpio@50027000 { porta: gpio-controller@0 { @@ -173,21 +167,18 @@ &uart0 { status = "okay"; - clocks = <&uart_clk>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_uart0_default>; }; &uart1 { status = "okay"; - clocks = <&uart_clk>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_uart1_default>; }; &uart2 { status = "okay"; - clocks = <&uart_clk>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_uart2_default>; }; diff --git a/arch/arm64/boot/dts/bitmain/bm1880.dtsi b/arch/arm64/boot/dts/bitmain/bm1880.dtsi index 8471662413da..fa6e6905f588 100644 --- a/arch/arm64/boot/dts/bitmain/bm1880.dtsi +++ b/arch/arm64/boot/dts/bitmain/bm1880.dtsi @@ -174,6 +174,9 @@ uart0: serial@58018000 { compatible = "snps,dw-apb-uart"; reg = <0x0 0x58018000 0x0 0x2000>; + clocks = <&clk BM1880_CLK_UART_500M>, + <&clk BM1880_CLK_APB_UART>; + clock-names = "baudclk", "apb_pclk"; interrupts = ; reg-shift = <2>; reg-io-width = <4>; @@ -184,6 +187,9 @@ uart1: serial@5801A000 { compatible = "snps,dw-apb-uart"; reg = <0x0 0x5801a000 0x0 0x2000>; + clocks = <&clk BM1880_CLK_UART_500M>, + <&clk BM1880_CLK_APB_UART>; + clock-names = "baudclk", "apb_pclk"; interrupts = ; reg-shift = <2>; reg-io-width = <4>; @@ -194,6 +200,9 @@ uart2: serial@5801C000 { compatible = "snps,dw-apb-uart"; reg = <0x0 0x5801c000 0x0 0x2000>; + clocks = <&clk BM1880_CLK_UART_500M>, + <&clk BM1880_CLK_APB_UART>; + clock-names = "baudclk", "apb_pclk"; interrupts = ; reg-shift = <2>; reg-io-width = <4>; @@ -204,6 +213,9 @@ uart3: serial@5801E000 { compatible = "snps,dw-apb-uart"; reg = <0x0 0x5801e000 0x0 0x2000>; + clocks = <&clk BM1880_CLK_UART_500M>, + <&clk BM1880_CLK_APB_UART>; + clock-names = "baudclk", "apb_pclk"; interrupts = ; reg-shift = <2>; reg-io-width = <4>;