From patchwork Tue Oct 15 06:59:35 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Mathieu Poirier X-Patchwork-Id: 176370 Delivered-To: patch@linaro.org Received: by 2002:a92:7e96:0:0:0:0:0 with SMTP id q22csp5503828ill; Mon, 14 Oct 2019 23:59:43 -0700 (PDT) X-Google-Smtp-Source: APXvYqxlS4AAW3jop6+zv8QQ/nHMVm9ZVNWlXc5TDlfNdrB7J86a459EN6TUAV/u0wJBfV7v7IBf X-Received: by 2002:a05:6402:2022:: with SMTP id ay2mr31878945edb.219.1571122782950; Mon, 14 Oct 2019 23:59:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1571122782; cv=none; d=google.com; s=arc-20160816; b=EwAeTb8VeLzzXsfIcqpn76+jktyO85CeYOPEdx92F3A4Nw+G7clEfKOmId7x5Srh6m XG7DF2XfS7mB1m79NNMGwpRN5XI29pvhx2uNnUeeaW73VOtJZz4q1Fj5vDEXlbZnpyRC VyCyAlrDxaF8e/EsdXVV+KKnFmkS+tZAumItMSIvnuPeM9Bg0SqTL53QfygYuRy7HSG/ EupErTkqSbbO7bxWFwZv/6pGkK3dfcWvsHsncO6AKgki5XlSYw71/msW2jNM7+9zIq73 LA7CeocID637QP/X9yNoqTptaR/RJA/Q+LquYjM0wqxKvd6Ao5ZgYAM/eWNEVHrCST5O 7JsQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=s8ax0pNsjS34NQgcw7z1oLLF7sOclh4TjvoGbZiiLB8=; b=ol+NemJiFIW53W1PYDRGjsa/2Ued4HaHNQAOpFoCv3n0Sq/Iaqt6b9Gfo6q9t5vP5m +hStI+M1IF1xswsWd8nE6jL7YBcY0updCmEHoRaq2PaLIESp261E/SWKBoOSq7MkNu7x zIkjTyPDELDJBr+eSMFM9RSD6wnRTQNsG9RrhQ4D4Br4j7zUZEiHbST4t5a2h+vjiz+t /1ZuTLnMTkgSNfH7cL6xzem3PgNoyzEn5MpELB5B/RBJG6EwicPr9Kl1yjaM+L8Oh0Tk nQRVByc+Gn57p7EULwKEtLN4qIDeD7QrFjcYzCO9mI/Wujqtf/fh7PWbH8UEHyJ8H3Uq ib2w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=LqiY4+eT; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id gl26si12428945ejb.17.2019.10.14.23.59.42; Mon, 14 Oct 2019 23:59:42 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=LqiY4+eT; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727647AbfJOG7l (ORCPT + 22 others); Tue, 15 Oct 2019 02:59:41 -0400 Received: from mail-pf1-f196.google.com ([209.85.210.196]:41986 "EHLO mail-pf1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725710AbfJOG7l (ORCPT ); Tue, 15 Oct 2019 02:59:41 -0400 Received: by mail-pf1-f196.google.com with SMTP id q12so11832241pff.9 for ; Mon, 14 Oct 2019 23:59:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=s8ax0pNsjS34NQgcw7z1oLLF7sOclh4TjvoGbZiiLB8=; b=LqiY4+eTQkVeBC1lMPF7YYxbluIbw9VUU8JZtS9m6oR7ctp0sCqy0oj4hTdQIc/l15 4DKDY8XL6sekA8doxm7hTPg4AYK71o2L3A+NMbrt5Pj3intEUQQqTlIub45xUtEBQHHY uD4GaZUTARVLXiFJ2UuOxQ+Qalc/tgumAzfr1ixW/QDNGrfDlhnouuNdzqQQA78tRker NJhTGUVomZcZO0b1u18SHLHzElT0gFfFT5bFTusN5tdKNIcWQzVZ+SPUAJYdPIe4kOwX TK42n/0c8B70Kd735fQhYiGw/4K/tVRxsZFiYCozdTENJ+8gZ76uk2nf4TNCdtBx/UY7 2uHw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=s8ax0pNsjS34NQgcw7z1oLLF7sOclh4TjvoGbZiiLB8=; b=dMkoH5sy25Kc3s4Wn+6ojKETPHT9z5Tbvr+prNbh9TQvHqBmRegyoqBpn/efUJRvb6 gGRLl3Ac/cd8Ko48dgoSzPSjmSW15cKz59Q0cu1Zi4BvvtqhjqMmfo1NutR8DOunm7/2 hKSEy0s1eql7zQaKG4p6dUnRywbneLWzFg3sN0RQn+bKdbjbs9gw8qkhbE00WoUb3wdU o1fl6QV8CBHdiWQR3HbnioQl9qTTXVlQ9VokwghjwZbF1WEwS813+K6IGlsJZcigiOwR cFt2uedmk+bytRJ0QR/qmej6cW0BomV7v0gCo6pPVTBkJMxBFILsnj7F8jHEEjykj1wE ApPQ== X-Gm-Message-State: APjAAAVap6kmrddw8a3oUb+bEQ2LNDqoWsAwADRYGeCtVFSGwOYMQZOH 3Ac39uMkPIxj+scKi+iAO+3A8Q== X-Received: by 2002:a62:6411:: with SMTP id y17mr37212371pfb.24.1571122780487; Mon, 14 Oct 2019 23:59:40 -0700 (PDT) Received: from xps15.cg.shawcable.net (S0106002369de4dac.cg.shawcable.net. [68.147.8.254]) by smtp.gmail.com with ESMTPSA id i16sm17952646pfa.184.2019.10.14.23.59.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 14 Oct 2019 23:59:39 -0700 (PDT) From: Mathieu Poirier To: stable@vger.kernel.org Cc: linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [stable 4.19][PATCH 2/4] ASoC: pcm3168a: The codec does not support S32_LE Date: Tue, 15 Oct 2019 00:59:35 -0600 Message-Id: <20191015065937.23169-2-mathieu.poirier@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20191015065937.23169-1-mathieu.poirier@linaro.org> References: <20191015065937.23169-1-mathieu.poirier@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Peter Ujfalusi commit 7b2db65b59c30d58c129d3c8b2101feca686155a upstream 24 bits is supported in all modes and 16 bit only when the codec is slave and the DAI is set to RIGHT_J. Remove the unsupported sample format. Signed-off-by: Peter Ujfalusi Link: https://lore.kernel.org/r/20190919071652.31724-1-peter.ujfalusi@ti.com Signed-off-by: Mark Brown Cc: stable # 4.19 Signed-off-by: Mathieu Poirier --- sound/soc/codecs/pcm3168a.c | 3 +-- 1 file changed, 1 insertion(+), 2 deletions(-) -- 2.17.1 diff --git a/sound/soc/codecs/pcm3168a.c b/sound/soc/codecs/pcm3168a.c index e3de1ff3b6c2..439e40245bb0 100644 --- a/sound/soc/codecs/pcm3168a.c +++ b/sound/soc/codecs/pcm3168a.c @@ -24,8 +24,7 @@ #define PCM3168A_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | \ SNDRV_PCM_FMTBIT_S24_3LE | \ - SNDRV_PCM_FMTBIT_S24_LE | \ - SNDRV_PCM_FMTBIT_S32_LE) + SNDRV_PCM_FMTBIT_S24_LE) #define PCM3168A_FMT_I2S 0x0 #define PCM3168A_FMT_LEFT_J 0x1