From patchwork Mon Sep 16 16:14:45 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 173870 Delivered-To: patch@linaro.org Received: by 2002:ac9:19ad:0:0:0:0:0 with SMTP id d45csp4091081oce; Mon, 16 Sep 2019 09:15:35 -0700 (PDT) X-Google-Smtp-Source: APXvYqx7H3DOXk8YAPqALvUG4AkwElHiWJrCCocAHn1u9yCCZMREfIBVQsYx6NqEDxZHYViPkst6 X-Received: by 2002:a50:f0d4:: with SMTP id a20mr67239edm.149.1568650535624; Mon, 16 Sep 2019 09:15:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1568650535; cv=none; d=google.com; s=arc-20160816; b=ZjXer9XPmgLyrk0wZcS4sU036rm9ribCYzZAaR30uu0RanpuD1PQvcG1VMemqZxx3g gFCQhdTPevurROcit02T/F07l14Nw5S4qDvH6vyBYtEBKlYZEjIUR+7QclajV++4BjsB lo4i0h/EZSjL2t7tP2eUpBhpYlHv3euzx4CrI44kSZSJQXDerk1G7Aoxod3cXkU0ebTi 9yZ1fRr5DFRsI3BiTIPYRDVXpcY5LO3TNvTXQ4mz7lZ6kFD+m8KM4nDZ/JCNCNZkcOF6 MKaolGCX64dVVuGsdyaKpNFjCyShFjpgtOhUdf0mRt5DZ1t8wlXygtd+LQbEV0qTLWGI Yupw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=kgB5pCuOS2QWyyNQUlCeMbbF7mRF+VE6sHHJ2GG7b1c=; b=nHxZOuTSuB+AeML4NPmHfZyVyq+ORhhNzNgjLQZ0Op8P1aNCZc6Jpi6uVwtJpNt5iu 0/R6TAb4vAEkfj4vdGcwzWlQ2YL0PxarFXwtRnKtt8TvXWlk1KTp+0W4GSMVB5AWjFb5 x+aMMTEXQnHsZBfork7XFFGIzpoSzf8vg2zCZwQdzM6mEpLn2bz6MQL5Wm4oLdpuL1xx smiaxk9NE3ENYgDEZkAg6HME6cDR2p8fsB+ZwT9tOf23hZqiyRY0Xjk958ZuaaUbWoE8 ddV+jKGb+ePEd0siphfQYArnIWapxi82q1Fcz22HURk4M3tvttIddmJCUzKRQehGA9+E 2Wrg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=IGAzC2lM; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i38si22380008eda.64.2019.09.16.09.15.35; Mon, 16 Sep 2019 09:15:35 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=IGAzC2lM; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389855AbfIPQPc (ORCPT + 27 others); Mon, 16 Sep 2019 12:15:32 -0400 Received: from mail-pf1-f195.google.com ([209.85.210.195]:36097 "EHLO mail-pf1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389785AbfIPQP3 (ORCPT ); Mon, 16 Sep 2019 12:15:29 -0400 Received: by mail-pf1-f195.google.com with SMTP id y22so195279pfr.3 for ; Mon, 16 Sep 2019 09:15:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=kgB5pCuOS2QWyyNQUlCeMbbF7mRF+VE6sHHJ2GG7b1c=; b=IGAzC2lM/EV2o+7pnhVV53jz9RP26NYN8kpd0f2lX26OP4E/kkGzDAZKp6ms7IJ8RH JkzMqTMSFYaQcdSG3fKpGXlKbbKkt6FiusOJUXyDSeef7lNAmDckufnNZ5QGrP66KB88 m9Mg06Z7b6xntf0hoJRwHGBQ8hBQ0Lg8jdhoxBHuVVPYymfuUlmkflXFDcVdoEypFBWV xqTcZwfuMzAcIGHP9Kyn/5Cmz1wMcZ3S3/c3cEuyspapypD9G3K5ZM1lkaP73jyiCDwx MWc8FLOVoOEOT7ME3lOt0frPluEawamrzsuglc5K3iE3y0yY4IRXtJIfi6Vbs7LpzrBb NKdg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=kgB5pCuOS2QWyyNQUlCeMbbF7mRF+VE6sHHJ2GG7b1c=; b=r4FKntjBAWTQeiN2jk/tg2TD3KoLih9U6DlZY4iis76y3Xp8esmOK99e0AzckgHO7R UEPYM3y8eJT7WPs1RV0+zEPQY5pHOPt2x6elmMHAPUVLq/d+1aaumWo/d0dnKEKiaqYi Ki+PzV1y+U5yfbUMZHE0IlCC9i+6ClYVdyAawsypTrQYkMCdWxGd8ArJuzE/6GO2RrlH JbPKghq9CwB2/faHHabGua8eVW6SX77uDjGQnlYKnGnr/QCiSycBsRAyKdcLzJ6EcRYQ TkVaXjbaVbs2xA5pRqc/yVU69i2xCXLN/jhCUbAonu2edwzUX4o+EChGsDrX2UNZQJQx +nQQ== X-Gm-Message-State: APjAAAUA3bhHJbRp00+w/x63aD/IITFUIlXmuh70JeQIan0L9m0z6vwu hTjJDjtnnPH5NhqFkApCtft0 X-Received: by 2002:a63:d46:: with SMTP id 6mr6529779pgn.364.1568650529061; Mon, 16 Sep 2019 09:15:29 -0700 (PDT) Received: from localhost.localdomain ([2409:4072:90b:91ce:94c2:ef93:5bd:cfe8]) by smtp.gmail.com with ESMTPSA id h66sm614134pjb.0.2019.09.16.09.15.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 16 Sep 2019 09:15:28 -0700 (PDT) From: Manivannan Sadhasivam To: sboyd@kernel.org, mturquette@baylibre.com, robh+dt@kernel.org Cc: linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, haitao.suo@bitmain.com, darren.tsao@bitmain.com, fisher.cheng@bitmain.com, alec.lin@bitmain.com, Manivannan Sadhasivam Subject: [PATCH v5 6/8] arm64: dts: bitmain: Source common clock for UART controllers Date: Mon, 16 Sep 2019 21:44:45 +0530 Message-Id: <20190916161447.32715-7-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190916161447.32715-1-manivannan.sadhasivam@linaro.org> References: <20190916161447.32715-1-manivannan.sadhasivam@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Remove fixed clock and source common clock for UART controllers. Signed-off-by: Manivannan Sadhasivam --- arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts | 9 --------- arch/arm64/boot/dts/bitmain/bm1880.dtsi | 12 ++++++++++++ 2 files changed, 12 insertions(+), 9 deletions(-) -- 2.17.1 diff --git a/arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts b/arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts index 3e8c70778e24..7a2c7f9c2660 100644 --- a/arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts +++ b/arch/arm64/boot/dts/bitmain/bm1880-sophon-edge.dts @@ -49,12 +49,6 @@ reg = <0x1 0x00000000 0x0 0x40000000>; // 1GB }; - uart_clk: uart-clk { - compatible = "fixed-clock"; - clock-frequency = <500000000>; - #clock-cells = <0>; - }; - soc { gpio0: gpio@50027000 { porta: gpio-controller@0 { @@ -173,21 +167,18 @@ &uart0 { status = "okay"; - clocks = <&uart_clk>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_uart0_default>; }; &uart1 { status = "okay"; - clocks = <&uart_clk>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_uart1_default>; }; &uart2 { status = "okay"; - clocks = <&uart_clk>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_uart2_default>; }; diff --git a/arch/arm64/boot/dts/bitmain/bm1880.dtsi b/arch/arm64/boot/dts/bitmain/bm1880.dtsi index 8471662413da..fa6e6905f588 100644 --- a/arch/arm64/boot/dts/bitmain/bm1880.dtsi +++ b/arch/arm64/boot/dts/bitmain/bm1880.dtsi @@ -174,6 +174,9 @@ uart0: serial@58018000 { compatible = "snps,dw-apb-uart"; reg = <0x0 0x58018000 0x0 0x2000>; + clocks = <&clk BM1880_CLK_UART_500M>, + <&clk BM1880_CLK_APB_UART>; + clock-names = "baudclk", "apb_pclk"; interrupts = ; reg-shift = <2>; reg-io-width = <4>; @@ -184,6 +187,9 @@ uart1: serial@5801A000 { compatible = "snps,dw-apb-uart"; reg = <0x0 0x5801a000 0x0 0x2000>; + clocks = <&clk BM1880_CLK_UART_500M>, + <&clk BM1880_CLK_APB_UART>; + clock-names = "baudclk", "apb_pclk"; interrupts = ; reg-shift = <2>; reg-io-width = <4>; @@ -194,6 +200,9 @@ uart2: serial@5801C000 { compatible = "snps,dw-apb-uart"; reg = <0x0 0x5801c000 0x0 0x2000>; + clocks = <&clk BM1880_CLK_UART_500M>, + <&clk BM1880_CLK_APB_UART>; + clock-names = "baudclk", "apb_pclk"; interrupts = ; reg-shift = <2>; reg-io-width = <4>; @@ -204,6 +213,9 @@ uart3: serial@5801E000 { compatible = "snps,dw-apb-uart"; reg = <0x0 0x5801e000 0x0 0x2000>; + clocks = <&clk BM1880_CLK_UART_500M>, + <&clk BM1880_CLK_APB_UART>; + clock-names = "baudclk", "apb_pclk"; interrupts = ; reg-shift = <2>; reg-io-width = <4>;