From patchwork Wed Jun 26 14:46:47 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Daniel Lezcano X-Patchwork-Id: 167825 Delivered-To: patch@linaro.org Received: by 2002:ac9:6410:0:0:0:0:0 with SMTP id r16csp871876ock; Wed, 26 Jun 2019 07:48:33 -0700 (PDT) X-Google-Smtp-Source: APXvYqwGe46BklkU02pZormHi5u9RJmfKFc8sLWjlbBehNrm2M9ymEizPGpv/r4xq7uVV4sDOFYX X-Received: by 2002:a17:902:9a87:: with SMTP id w7mr5880627plp.221.1561560513794; Wed, 26 Jun 2019 07:48:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1561560513; cv=none; d=google.com; s=arc-20160816; b=PsDpvEM+okYRrLg+wWSICjscXujyKGKeDVYyl3D+hv5dTsH0xn+a0sbfKPg4zQ6784 gPWZfZ0SsXDOxv1DGZJ6mupu37hK+odwA28TfLxhr3DkT0WUkjm2Dg9dlELnmzM7lSkb rHoB3LRvftf7+c/T7pH7/R1ZWezvu17QV79SUAZL2O3prfRg2KIhLaLtTj3Yx/sAFVP3 bYcar8uNwWMQuUz9BR4ZSwq7t5mN9zGWM8zTK3cUz04PsKUlBeKN/m+w2NXV7S4SYLxO 3HnHX6NHYNKanVsKghbuWFmJrzXW0ODNWWJG6reOG+nfjzzzPTyfD2FGumtBGhKFJx6Z rRUQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=JJjc1JQr3nhAuAaXUtH5dZp0geSFnyJ4aiNQzKjFRos=; b=UswwYY2jqFK3ixuLui91zvfDTELbfN0xCx2J51BlYtxIhbhkW5WTquOS81mAj5FBqq CedlemK5E/YmGhW+bN8lWthyr0NIommz2S77pFoHhIiBnGYgnWJzUQMj9q6HrJBBvcLq Ph+AWnekHqctQh2aBzcRJdJgwrwtCrPq14AD4aAefQ0yyOFpP5ot+QmbBfx9LmQn38UJ F9UGgK9Qr3cQ+yplCFDcAsbqMytw+y9CuXo53/EujUyon46NJk+HixBhpbsgKcTD6iwB pn22TaJeWquT+VBkQ2XIbq03y0RsMt+nNgtWQkhrQtd0bMV3qDd2W7bzxVx2ax0CIKB+ 4UBQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=SE0BjstO; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 72si3570849plb.177.2019.06.26.07.48.33; Wed, 26 Jun 2019 07:48:33 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=SE0BjstO; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728505AbfFZOsc (ORCPT + 30 others); Wed, 26 Jun 2019 10:48:32 -0400 Received: from mail-wr1-f67.google.com ([209.85.221.67]:36303 "EHLO mail-wr1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728360AbfFZOrt (ORCPT ); Wed, 26 Jun 2019 10:47:49 -0400 Received: by mail-wr1-f67.google.com with SMTP id n4so3087360wrs.3 for ; Wed, 26 Jun 2019 07:47:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=JJjc1JQr3nhAuAaXUtH5dZp0geSFnyJ4aiNQzKjFRos=; b=SE0BjstOMK/odoLOHXMPQOO9gdXALfQsZWWqOLTLPHSVLSuGlYwN1oKzgxTyxImX5j d2xbYIRU58sAKJJ9lyP6oYLymRwHdnvCm8j1JjmUKESOLfHST5IrxCIKDJl2UieHTunP PRlvQJUSIZbCwWwwuDoJ9+NLBhQ1p/d1Pl2w+oNTBBJZQ6x8Ys/qlsv+qDeTJ/uQk7KB GOyOZv7c7MOnVo+4f8cFPLLD1G5PIXlDI56a+MQduJEb2gMFs5yFfyOeqCTCq76CDxcI jhHf6Ery9blBEbtUxXdBpUuIjyXW/kCuvxE6DiHVioqlZamtBcXpzJ7zlwHGos/xH5A1 xS8Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=JJjc1JQr3nhAuAaXUtH5dZp0geSFnyJ4aiNQzKjFRos=; b=JI4YFaWwharjTvNd7M9zAwnodN1RmO4opP1a9d0I8koZKG09q2nzmZVw+jFJycUfv/ sUf1AISVaViVsa4JsNfL2vQR7S8ZIBYZ2fuH2Zur0/56OLIpvsAJzaC9n52+tvBOPXO/ +Jboza9YAK+78nwgJSUvkoVS8vl9bxb/2jMFwX7qOZT9DBLvRY03i8lkzI1UKBrK8U9r NyZWatfx7Oxe1kkynmU8cdfhYHMmm8UlS0yhEDP9u/EGIcrdWHTsAzGhUL48oPU7k0IZ 3tSDCAGo04JhG4W9U8Ar1qARhR50mOptu5EMRcXH/gMH+R+FwR/QxVWBZDdigv7HL2TU 1bfw== X-Gm-Message-State: APjAAAXvzuSFu3iJ0TmZdb6hO+PVQyp+CwaqYJ405aoBXAU6pBCFm92p uRgqAVGYlAmVs92wjix0VcEHKw== X-Received: by 2002:a5d:4a43:: with SMTP id v3mr4116991wrs.151.1561560467437; Wed, 26 Jun 2019 07:47:47 -0700 (PDT) Received: from mai.imgcgcw.net (26.92.130.77.rev.sfr.net. [77.130.92.26]) by smtp.gmail.com with ESMTPSA id h84sm2718557wmf.43.2019.06.26.07.47.46 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 26 Jun 2019 07:47:46 -0700 (PDT) From: Daniel Lezcano To: tglx@linutronix.de Cc: linux-kernel@vger.kernel.org, Dmitry Osipenko , Jon Hunter , Thierry Reding , Thierry Reding , linux-tegra@vger.kernel.org (open list:TEGRA ARCHITECTURE SUPPORT) Subject: [PATCH 21/25] clocksource/drivers/tegra: Restore base address before cleanup Date: Wed, 26 Jun 2019 16:46:47 +0200 Message-Id: <20190626144651.16742-21-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190626144651.16742-1-daniel.lezcano@linaro.org> References: <20190626144651.16742-1-daniel.lezcano@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Dmitry Osipenko We're adjusting the timer's base for each per-CPU timer to point to the actual start of the timer since device-tree defines a compound registers range that includes all of the timers. In this case the original base need to be restore before calling iounmap to unmap the proper address. Signed-off-by: Dmitry Osipenko Acked-by: Jon Hunter Acked-by: Thierry Reding Signed-off-by: Daniel Lezcano --- drivers/clocksource/timer-tegra.c | 2 ++ 1 file changed, 2 insertions(+) -- 2.17.1 diff --git a/drivers/clocksource/timer-tegra.c b/drivers/clocksource/timer-tegra.c index cc90f22c559b..8e70f38f1898 100644 --- a/drivers/clocksource/timer-tegra.c +++ b/drivers/clocksource/timer-tegra.c @@ -347,6 +347,8 @@ static int __init tegra_init_timer(struct device_node *np, bool tegra20, irq_dispose_mapping(cpu_to->clkevt.irq); } } + + to->of_base.base = timer_reg_base; out: timer_of_cleanup(to);