From patchwork Thu May 2 00:19:54 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 163234 Delivered-To: patch@linaro.org Received: by 2002:a92:7e86:0:0:0:0:0 with SMTP id q6csp5106467ill; Wed, 1 May 2019 17:20:16 -0700 (PDT) X-Google-Smtp-Source: APXvYqyyDUYQZyP6PyW1apIShuYp3kxd+2sKi1F6J065E7K11rn/BvuY6ZEKSopevR9awKcEdiWA X-Received: by 2002:a62:ed10:: with SMTP id u16mr807359pfh.187.1556756416001; Wed, 01 May 2019 17:20:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1556756415; cv=none; d=google.com; s=arc-20160816; b=NQoAf1pFGTQV+d+bOjIMRgs9vssPf1GfXppF08FQ8KlKjRnpGc6M1CsRWtdcWhNt/Y o0xXRE19y04nLloxy8bSGzQ1NUeyoz7iYhHWkyQiqJReUC/f3D3dBhTznSFYx9bIj4d6 lo+iAMrfOVLexhbd382a0in7TGV/bvRxBI2j75honyGtqm0pfaVp3ef1gVXUcM8dm/3r nInYpA4fM3JrKNFLLoDx5BtfxwOBKCKERx4YUSyV1GNenEkXHcZdT35mv8a0DX1ll5FJ e0Qm3HWkubwW8z8KWMkQcuof0b/C/VQUxrYx5pEujnOgsDPbIO0QQ0Z4l0STGwLA1erE ZexQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=E3Sj1qJb0z4ITNAEehqfID3UnkAx5s/XXWNjkKffQfU=; b=OTLfDuZIYvtJ41IPapjXACsFK2Zj4ts4v7w9S0BJuZDMj5ooz5+lJSxS65wslWjR7Y X+yiS6YMMxYrYrGSxBtml7Rn0kcCvoStE1OnSyLi/p8BHy81uYK9OnBNgLHF4e1tTkbQ R/uKRbVHcCk41K48yhNjTGPvWs0NPB4NHWWYxNBJk51EK/SK1CDeDNSh2JpZbDUt5DhH gs+joT3eAQSMHrW1ByuD/5bibI4MjSzLK4W06sDrLT9OZj5emPp6dXX9fh2O1c5HMwcv lQPqYzO+ruQ7cgxtw8kb8IzCkppLqOyY9rcuCv4hvU0ZTFoYtEJ71+Gd7m8ggu7W/X63 LRdA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=zEpyg9pb; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z9si40093469pgp.375.2019.05.01.17.20.15; Wed, 01 May 2019 17:20:15 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=zEpyg9pb; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726412AbfEBAUO (ORCPT + 30 others); Wed, 1 May 2019 20:20:14 -0400 Received: from mail-pg1-f193.google.com ([209.85.215.193]:35905 "EHLO mail-pg1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726338AbfEBAUC (ORCPT ); Wed, 1 May 2019 20:20:02 -0400 Received: by mail-pg1-f193.google.com with SMTP id 85so216171pgc.3 for ; Wed, 01 May 2019 17:20:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=E3Sj1qJb0z4ITNAEehqfID3UnkAx5s/XXWNjkKffQfU=; b=zEpyg9pbCcfkvwFW2lmkHaYw4yyiwzQL+VAJlGltUoQXTJpPE5AFN2bRZntv/Ka7l8 5MvCCEp1tfaTmDKpy5J+tD2ONsTTPuJ5qVu9DeGAZ+wDBBXfKyBpMwsFcVNVuzTgdOOz yJ9d/A2FJ6gyMgXOKKfMjmNcBz7LFRiEL+wUpDVX7KPqMl0EDqZjjiAxG012mulIwjVs 82yBANyzLl1OSZdyQv9TXoSJVXXu8+n8nhYdEpCPDo/08voTOwWgNb1RE668luqwxHVz aXH9ZeBXmWnvTB3wVZTkI0VtEqkxe82nPd4IjwwXOpg0AsHZ1CgH5ihCzjWaxBfsGsuz KLiA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=E3Sj1qJb0z4ITNAEehqfID3UnkAx5s/XXWNjkKffQfU=; b=O1+zOn6yTVgu8ggQEqa7LOe+/iWqd0u/UZ0abaOsgcCLkjzsWJ3WK/esUANKiDyrEx josK5pymRw4pgTndk8VVpqjhctaARi9vfMLSkmLyZakbRX7Q1o8K7TrBkJAVPP5LwX1I ei5uvX+TpiuLsO+SVh+lJmN9kWMOF7mXWPPOww6NE1FRT0qoI2GNPDL7XROjc5HLl6fp D2OrbOr1hoLa6mPXFRKFrrx0YR0BdAIWDKKkVos7iFt5WHNn85L5irXkKgWuOqQ9LtfZ TrPJJJTLIIqPYgr+k3NGJtI68hr9yTMPNI+x3EDjzItRK3YwpfBqd5+6ga2Jl2aR7Xih 3i3Q== X-Gm-Message-State: APjAAAXjelDYeFqQO/fi8UFNiD37RIokgbzHK5fRZA4sQn+r8sFQ+HET 0xmgqhqSb/Sa6ahwP7gW0FY9mg== X-Received: by 2002:a63:ed10:: with SMTP id d16mr816767pgi.75.1556756401822; Wed, 01 May 2019 17:20:01 -0700 (PDT) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id s198sm36927534pfs.34.2019.05.01.17.20.00 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 01 May 2019 17:20:01 -0700 (PDT) From: Bjorn Andersson To: Bjorn Helgaas , Rob Herring , Mark Rutland , Stanimir Varbanov , Lorenzo Pieralisi Cc: linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 2/3] dt-bindings: PCI: qcom: Add QCS404 to the binding Date: Wed, 1 May 2019 17:19:54 -0700 Message-Id: <20190502001955.10575-3-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20190502001955.10575-1-bjorn.andersson@linaro.org> References: <20190502001955.10575-1-bjorn.andersson@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Qualcomm QCS404 platform contains a PCIe controller, add this to the Qualcomm PCI binding document. The controller is the same version as the one used in IPQ4019, but the PHY part is described separately, hence the difference in clocks and resets. Reviewed-by: Rob Herring Signed-off-by: Bjorn Andersson --- Changes since v2: - None .../devicetree/bindings/pci/qcom,pcie.txt | 25 +++++++++++++++++-- 1 file changed, 23 insertions(+), 2 deletions(-) -- 2.18.0 diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie.txt b/Documentation/devicetree/bindings/pci/qcom,pcie.txt index 1fd703bd73e0..ada80b01bf0c 100644 --- a/Documentation/devicetree/bindings/pci/qcom,pcie.txt +++ b/Documentation/devicetree/bindings/pci/qcom,pcie.txt @@ -10,6 +10,7 @@ - "qcom,pcie-msm8996" for msm8996 or apq8096 - "qcom,pcie-ipq4019" for ipq4019 - "qcom,pcie-ipq8074" for ipq8074 + - "qcom,pcie-qcs404" for qcs404 - reg: Usage: required @@ -116,6 +117,15 @@ - "ahb" AHB clock - "aux" Auxiliary clock +- clock-names: + Usage: required for qcs404 + Value type: + Definition: Should contain the following entries + - "iface" AHB clock + - "aux" Auxiliary clock + - "master_bus" AXI Master clock + - "slave_bus" AXI Slave clock + - resets: Usage: required Value type: @@ -167,6 +177,17 @@ - "ahb" AHB Reset - "axi_m_sticky" AXI Master Sticky reset +- reset-names: + Usage: required for qcs404 + Value type: + Definition: Should contain the following entries + - "axi_m" AXI Master reset + - "axi_s" AXI Slave reset + - "axi_m_sticky" AXI Master Sticky reset + - "pipe_sticky" PIPE sticky reset + - "pwr" PWR reset + - "ahb" AHB reset + - power-domains: Usage: required for apq8084 and msm8996/apq8096 Value type: @@ -195,12 +216,12 @@ Definition: A phandle to the PCIe endpoint power supply - phys: - Usage: required for apq8084 + Usage: required for apq8084 and qcs404 Value type: Definition: List of phandle(s) as listed in phy-names property - phy-names: - Usage: required for apq8084 + Usage: required for apq8084 and qcs404 Value type: Definition: Should contain "pciephy"