From patchwork Fri Jan 25 23:45:04 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 156656 Delivered-To: patch@linaro.org Received: by 2002:a02:48:0:0:0:0:0 with SMTP id 69csp938095jaa; Fri, 25 Jan 2019 15:45:42 -0800 (PST) X-Google-Smtp-Source: ALg8bN4OEaAajrS1EffRijWoOBpVMpduEnXz1Z1e4E9tFNFP6j3hFeK54el464iKOxcZ5l2tUjNy X-Received: by 2002:a63:d40a:: with SMTP id a10mr11631023pgh.394.1548459942195; Fri, 25 Jan 2019 15:45:42 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1548459942; cv=none; d=google.com; s=arc-20160816; b=naNbTCT2Dlsw9dDQ+5dF15TQa4vVS1gV7joGgLHij/FDZV3oNydUbVvgIi907DkgL0 2OhCU59cKbtZ6iPuGZhUFa51uxbFzlDazQKn3HETeSfzcAlFBFzm2op/zGaN+Reg0IL4 xIx6DTezLl7F6vn2k6s31zhryXWtlGr0aj3zz2GwchDAJPqJbDEGRgnPepYT5akw1CtM Wwy44DV7fphg/zrDjiM1SrqF4PO4wx31GUpZXdmaNS8WaLo5IPm8Dnj0AMjqcBnyI/lp 1HQePB4V4TqZ2tXSketp3Y02vcddDlJKCteNdrAtLb3kgioSMy5mmyBswTGUaOe4m4fm mwvw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=uK46UagMeCc0KFc0YPlTS4qrXQgdBZIe1DAGlyy2xmU=; b=I29wNg27rYyQD2LwWmkqp+SBLoLzUvIgtfIE8UfdBkXMSgjYmDmIvutMb4ntQnNBUF TXOiHOlUJdrsngwq9y4QMaJwORI+i32G8VrZV6tUQkmeuB3j4M4Ic4mAkBnm6O6b3zR7 P7G2fwG4HzMq9PMiNMdznf4Kns3l85R2ZhJU14TSdEEv4wyh+fhlNXsBn6MpWGzyjVKo cThqDH0FpLmWHercInx0qCV5Mxr9KO6/FZ/mcVDOZxfFTBu989Efk3EpDyP1/EKuB7rO bKRzgDZQtQWh4SKZg8hL7artCaxjcL7PC4UWxsDSgMZRdiJFkejWOnfPWlfpwo44DhwU qLSQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=PVTbFBab; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k33si26616066pgb.424.2019.01.25.15.45.41; Fri, 25 Jan 2019 15:45:42 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=PVTbFBab; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729558AbfAYXpk (ORCPT + 31 others); Fri, 25 Jan 2019 18:45:40 -0500 Received: from mail-pg1-f193.google.com ([209.85.215.193]:43939 "EHLO mail-pg1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729524AbfAYXpj (ORCPT ); Fri, 25 Jan 2019 18:45:39 -0500 Received: by mail-pg1-f193.google.com with SMTP id v28so4820110pgk.10 for ; Fri, 25 Jan 2019 15:45:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=uK46UagMeCc0KFc0YPlTS4qrXQgdBZIe1DAGlyy2xmU=; b=PVTbFBabosZnWR3uWaJ393YNkylOMbSzbfz/s9cUNbQA1Y8ukCW4d2F1gQLE4jcvNv 2WUAyEHpzndT58Dj0N2VO53+/01NLWUDI5qIv5m6gCgI+j6WlWE34u2MRA2ObmXOSktG f/+TNVkiV8tvjD0r1e4q5ytVuwZGL1pPkFrsE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=uK46UagMeCc0KFc0YPlTS4qrXQgdBZIe1DAGlyy2xmU=; b=WJkWXAGMVKZoA02AG8aKXaAfkMzz/hCavn+CCyaa8ZXATrnF5KuVTpYFrcRM52JLJE 7OPVVCGebZNy6k+Eg9yIaEtUdz6jWCp4Bbg7haRWUk0gJ3ZAYDOeaPwb+tbWtgnJasz/ S47sQqBUZsXxUVWtCslGkBTqV8q1CYdnEpwTnwYgi8XA+OWAFMgMhGp3+JlddpikkI0+ uvIvzpeHKVcj+CMfWsWp0dg2WyvMCNGz/zYg0OnIoW5sp3FoOwip2RmpdaHC5WYUniIp aurzSUHfmEAVjsQZecJy/+t0iiUVKthnSuVTeXjeGKeNqQddynOVV6Cyz9doQP5i8bv7 O9iA== X-Gm-Message-State: AJcUukeO0TnqGzOzMSXKN6i6KV5uRB+5SCKSIoAIeUZ0JqC08URpbsth qXVwNedGGPd3xOwlJBM6b2JnFQ== X-Received: by 2002:a63:ae01:: with SMTP id q1mr11541487pgf.402.1548459938750; Fri, 25 Jan 2019 15:45:38 -0800 (PST) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id y9sm32950302pfi.74.2019.01.25.15.45.37 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 25 Jan 2019 15:45:37 -0800 (PST) From: Bjorn Andersson To: Kishon Vijay Abraham I , Mark Rutland , Rob Herring Cc: Andy Gross , Bjorn Helgaas , David Brown , Khasim Syed Mohammed , Lorenzo Pieralisi , Michael Turquette , Niklas Cassel , Stanimir Varbanov , Stephen Boyd , devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org Subject: [PATCH 2/7] dt-bindings: phy: Add binding for Qualcomm PCIe2 PHY Date: Fri, 25 Jan 2019 15:45:04 -0800 Message-Id: <20190125234509.26419-3-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20190125234509.26419-1-bjorn.andersson@linaro.org> References: <20190125234509.26419-1-bjorn.andersson@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Qualcomm PCIe2 PHY is a Synopsys based PCIe PHY found in a number of Qualcomm platforms, add a binding to describe this. Signed-off-by: Bjorn Andersson --- .../bindings/phy/qcom-pcie2-phy.txt | 40 +++++++++++++++++++ 1 file changed, 40 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/qcom-pcie2-phy.txt -- 2.18.0 diff --git a/Documentation/devicetree/bindings/phy/qcom-pcie2-phy.txt b/Documentation/devicetree/bindings/phy/qcom-pcie2-phy.txt new file mode 100644 index 000000000000..7da02f9d78c7 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/qcom-pcie2-phy.txt @@ -0,0 +1,40 @@ +Qualcomm PCIe2 PHY controller +============================= + +The Qualcomm PCIe2 PHY is a Synopsys based phy found in a number of Qualcomm +platforms. + +Required properties: + - compatible: compatible list, should be: + "qcom,qcs404-pcie2-phy", "qcom,pcie2-phy" + + - reg: offset and length of the PHY register set. + - #phy-cells: must be 0. + + - clocks: a clock-specifier pair for the "pipe" clock + + - vdda-vp-supply: phandle to low voltage regulator + - vdda-vph-supply: phandle to high voltage regulator + + - resets: reset-specifier pairs for the "phy" and "pipe" resets + - reset-names: list of resets, should contain: + "phy" and "pipe" + + - clock-output-names: name of the outgoing clock signal from the PHY PLL + +Example: + phy@7786000 { + compatible = "qcom,qcs404-pcie2-phy", "qcom,pcie2-phy"; + reg = <0x07786000 0xb8>; + + clocks = <&gcc GCC_PCIE_0_PIPE_CLK>; + resets = <&gcc GCC_PCIEPHY_0_PHY_BCR>, + <&gcc GCC_PCIE_0_PIPE_ARES>; + reset-names = "phy", "pipe"; + + vdda-vp-supply = <&vreg_l3_1p05>; + vdda-vph-supply = <&vreg_l5_1p8>; + + clock-output-names = "pcie_0_pipe_clk"; + #phy-cells = <0>; + };