From patchwork Tue Dec 18 21:28:32 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Daniel Lezcano X-Patchwork-Id: 154185 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp4203090ljp; Tue, 18 Dec 2018 13:29:37 -0800 (PST) X-Google-Smtp-Source: AFSGD/VuuGSzuOXFCBB4EU0ovk6MApLfSaLmcUzWISYGjveLdkn5nV7bEJOSPdhlEE/ZhIbmDy0l X-Received: by 2002:a17:902:a411:: with SMTP id p17mr17649975plq.292.1545168577508; Tue, 18 Dec 2018 13:29:37 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1545168577; cv=none; d=google.com; s=arc-20160816; b=Gb3NrO1lFDsTABhyzxVEov7aIWc4oVCq647zRRctUaLj2P5zu4OBJJuRjD8Wy3rWW1 ghgYvmfxT/A7Y9oNnO0JPV94OquzLmr452R2BY1obeHERin0gb6iPLSDBmCItXs0L5eH aJxZuvcQ76EAnsnEGugpZLBMgucEp4EzDBCOog3KbCEMz7xEF3o4uaouwf0zOft3IpUb 8dbtG0jTJAWFfW5OrV60H/W47VQ3HsIZsWocpAwAej/qjQFN9v8qvbFYWhiCQdipaH6O EOjJIAeQiTamXgV2KUV3SSEFdQ47RqL8gSFgy3MJdo2MzP1CyXJ3JnJ0C5eZ7TWECRxD Y7kg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=QNYOuzWiRe8n31bZiL2aJF+DJft2DVSSW8AmaS53Sng=; b=LUn6vHKuYSMDORR9hVKguCo2/LyQoiJt9PwJtqWYjjSHBspx6t7fwsHt6XVqGm6wuB y7xeauUXIYPAd5bAEQ3iWXdHAl5nM+NZLiWjjxvxN9exiwaOjLE4MKwJZR9I+VTMZ52s JBEDgIZgHaFncQOtBTe9vDHwfrDc6UiAGMT2mM8QkA2DmhQiJDcF9Eb6V7Q1Fm5H8Ryj t1UM1gnwclwc1t/fKTz9s/btCeu2QpXqEKyJJ9JmJIosuucut0FycUSvs0uWcLLTPz95 HCwO56es6/dXMEHpDkagg8hnofrcaAfUFp7NIgnPDMPqmwpBMG7OQqWn/lEgSVsXbsTr o66w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=cdf4UhSu; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t5si14563208pgc.369.2018.12.18.13.29.37; Tue, 18 Dec 2018 13:29:37 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=cdf4UhSu; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727643AbeLRV3g (ORCPT + 31 others); Tue, 18 Dec 2018 16:29:36 -0500 Received: from mail-wr1-f68.google.com ([209.85.221.68]:35605 "EHLO mail-wr1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727559AbeLRV3d (ORCPT ); Tue, 18 Dec 2018 16:29:33 -0500 Received: by mail-wr1-f68.google.com with SMTP id 96so17436763wrb.2 for ; Tue, 18 Dec 2018 13:29:31 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=QNYOuzWiRe8n31bZiL2aJF+DJft2DVSSW8AmaS53Sng=; b=cdf4UhSu1WQNvX1qVaWrYRJGRVRhsMi3GwCYhub2YEfgE1E6ugegMir2Tjfd+lS8LF X57mjysx4r4/H8O/cA5i8Xe5n6W6iyedu62f2uVOlI2kVGhR2AJbdbYxT5OQXbb5JXj6 yOM9VvF65/O+RrfHnQErxM686Cbc1LkNC355U= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=QNYOuzWiRe8n31bZiL2aJF+DJft2DVSSW8AmaS53Sng=; b=E6kHi1diMdimvwc+t439k1vHwMuq0WTRmcafJvYY6Z8dpWdUHhBbcJOR2a2NVunPUk VOtTGwrbNuBbZ+4iWtjVMtAOuGOuwgeP91Kbt5QkQr1FmY80jBl4dvh3iNdaE61cdvh8 GIeNVqQxIzwXvCQTCpdKzFX+eubHewmQ+H2jclciKer2Zf6jqBVzIXCeFkkgnZZXq76H r+cUWIN5dRqIpPD5dS7Iyn4tr0aL+NGIptXVJO3KJSgYjZ1MxPgVBVciswUG00FU5kmz RM8JlArEa/Oh00IE0YEyurV2G1z+8x6d1SMoezcj+K19E/WKISdwh9oPkq1B0+UmFVJr sbGQ== X-Gm-Message-State: AA+aEWbcEKkRC4adEetdYIdjv2ZcQLVXq7DQkTiQ2TUZTkURfsERvNXQ q184+Z2gerHFMLGF7VDmtWUdJKLWVOU= X-Received: by 2002:adf:9083:: with SMTP id i3mr15864234wri.124.1545168570957; Tue, 18 Dec 2018 13:29:30 -0800 (PST) Received: from localhost.localdomain (105.50.92.92.rev.sfr.net. [92.92.50.105]) by smtp.gmail.com with ESMTPSA id o4sm4153485wrq.66.2018.12.18.13.29.29 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 18 Dec 2018 13:29:30 -0800 (PST) From: Daniel Lezcano To: tglx@linutronix.de Cc: linux-kernel@vger.kernel.org, Biju Das , Rob Herring , Mark Rutland , devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS) Subject: [PATCH 14/25] dt-bindings: timer: renesas, cmt: Document r8a774a1 CMT support Date: Tue, 18 Dec 2018 22:28:32 +0100 Message-Id: <20181218212844.30445-14-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181218212844.30445-1-daniel.lezcano@linaro.org> References: <20181218212844.30445-1-daniel.lezcano@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Biju Das Document SoC specific bindings for RZ/G2M (r8a774a1) SoC. Signed-off-by: Biju Das Reviewed-by: Simon Horman Signed-off-by: Daniel Lezcano --- .../devicetree/bindings/timer/renesas,cmt.txt | 11 ++++++++--- 1 file changed, 8 insertions(+), 3 deletions(-) -- 2.17.1 diff --git a/Documentation/devicetree/bindings/timer/renesas,cmt.txt b/Documentation/devicetree/bindings/timer/renesas,cmt.txt index eb602c599341..862a80f0380a 100644 --- a/Documentation/devicetree/bindings/timer/renesas,cmt.txt +++ b/Documentation/devicetree/bindings/timer/renesas,cmt.txt @@ -30,6 +30,8 @@ Required Properties: - "renesas,r8a7745-cmt1" for the 48-bit CMT1 device included in r8a7745. - "renesas,r8a77470-cmt0" for the 32-bit CMT0 device included in r8a77470. - "renesas,r8a77470-cmt1" for the 48-bit CMT1 device included in r8a77470. + - "renesas,r8a774a1-cmt0" for the 32-bit CMT0 device included in r8a774a1. + - "renesas,r8a774a1-cmt1" for the 48-bit CMT1 device included in r8a774a1. - "renesas,r8a7790-cmt0" for the 32-bit CMT0 device included in r8a7790. - "renesas,r8a7790-cmt1" for the 48-bit CMT1 device included in r8a7790. - "renesas,r8a7791-cmt0" for the 32-bit CMT0 device included in r8a7791. @@ -51,9 +53,12 @@ Required Properties: and RZ/G1. These are fallbacks for r8a73a4, R-Car Gen2 and RZ/G1 entries listed above. - - "renesas,rcar-gen3-cmt0" for 32-bit CMT0 devices included in R-Car Gen3. - - "renesas,rcar-gen3-cmt1" for 48-bit CMT1 devices included in R-Car Gen3. - These are fallbacks for R-Car Gen3 entries listed above. + - "renesas,rcar-gen3-cmt0" for 32-bit CMT0 devices included in R-Car Gen3 + and RZ/G2. + - "renesas,rcar-gen3-cmt1" for 48-bit CMT1 devices included in R-Car Gen3 + and RZ/G2. + These are fallbacks for R-Car Gen3 and RZ/G2 entries listed + above. - reg: base address and length of the registers block for the timer module. - interrupts: interrupt-specifier for the timer, one per channel.