From patchwork Mon Oct 8 19:14:09 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 148441 Delivered-To: patch@linaro.org Received: by 2002:a2e:8595:0:0:0:0:0 with SMTP id b21-v6csp4021045lji; Mon, 8 Oct 2018 12:14:51 -0700 (PDT) X-Google-Smtp-Source: ACcGV62y6dJtDu4znSM43j++tDTvxxrAai5Ny7fIw/6t8PhG006CBRxalr+Iq2Vq73Uxxy7PVvfU X-Received: by 2002:a63:501:: with SMTP id 1-v6mr22136693pgf.205.1539026091061; Mon, 08 Oct 2018 12:14:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539026091; cv=none; d=google.com; s=arc-20160816; b=TP5qfanUNhzAAypchMR46JCsj1k3AwyKl3ILhW51MGHiKM9QS+gM9z/Ccosj1Gsg+E E1kdNM/GF/a9qn0i0h0rITM3NOnu8rpUXswnoHJPOEJvlMo9con0N8b1vBBYG/rWACxl EtDgG0R7uugXIO8fbCwX2/l51poIDVMhq+6zuJ7V5C84yIbxeoW5egfuj5RAoRgGRGur XNnkCm+11fsYXmJ3BNuwXB4PqR+hQmu2pDW71/GxkFQ2ixdXABhwneD2UiT47aXWyGTV jmJpYLD1MKVqDlEKOUs3PpYWnT5GSKDZqUxUm1ykmAZkvHHoeVXi8EXfFaBOIaev8pRV Rv2A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=v+EkBGJYgP5l8roNkAIcHxwpqxLvNbg8+WmAulqw8rE=; b=rpy/IM75CuAXgk3jVdv7/KRklRRFZIxZGnQj60Guri5ys1w37VbBOt7czfFKp4ROUf AazL3EAqXVWk7fOY2SQLg8nMVCUawSuxYzAhxdEtE4LeFVXwx+x9X43Pkkk5pO0Lk15E 4X4HxKBRLdzlhJOnqiVLyEHE10B2FF2pa18IVY4LXDnuiJnFBYAhe3ng+QyJPfyEo0k7 wBxtH8LQPU9Pkn9eLFJjOP13fRo6p2HpdrKyZS2t0bRMdMNQyIoXQQfmeWLmQeaSeG7Z tfcau1ffc1baoO/3eALo9ppOwf1DGY3sskweyzxRuT/BlMgK6KyJUGgiy79ps/k4IihF Hb3w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=GsvmHcKX; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 1-v6si19809838pls.340.2018.10.08.12.14.50; Mon, 08 Oct 2018 12:14:51 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=GsvmHcKX; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728024AbeJIC2D (ORCPT + 32 others); Mon, 8 Oct 2018 22:28:03 -0400 Received: from mail-pf1-f193.google.com ([209.85.210.193]:34487 "EHLO mail-pf1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727852AbeJIC2C (ORCPT ); Mon, 8 Oct 2018 22:28:02 -0400 Received: by mail-pf1-f193.google.com with SMTP id k19-v6so8820055pfi.1 for ; Mon, 08 Oct 2018 12:14:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=v+EkBGJYgP5l8roNkAIcHxwpqxLvNbg8+WmAulqw8rE=; b=GsvmHcKXZLLg9D8JsGEhcSA4tY7FRDhnnZuE4crvm3+w/aW+70L1Z7AXOqjp/Xz0Qx HapGzRngWQUsqL9f3l8balsF27eU87IglMFxJacj8ZSJOEur+H6W+bquJmuAP+odSDYA 1tGnYedayjB/yL6UZQ/loQPEgmL3aoiDgtQXc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=v+EkBGJYgP5l8roNkAIcHxwpqxLvNbg8+WmAulqw8rE=; b=t4MLLC0k/8w6HGLukfkXGVVeg4RzNuV5sD1kmexRzsDeOewjrQ/kJElLEFGGQVmZaZ 6TJbyl2+QgvDlS0I4pl5AvSxgbJhKH+sSzOTgPouIFv6tYUFQxrFmqAXXPb12gtSYfjN mAoPM4u03nKUNQESEGqcDlBw8hlEWmTYNrrAyECq+eSz7rGpgXzarpPjlmZG0wUVSdOt JbhGHI4vHm89YH8mEs2rp/XuyYnc/7i5o8udPlWz/e3DCShq59hurZgC+JHSTLU/HZxR 2Vf8VwhOIrh4+tfo5bFV8876L3wAXwUzLVU0G2+O7hY0/EO+P3emXpfbpaH2+h1t8v89 eCsQ== X-Gm-Message-State: ABuFfojzFnrYDQnVnDtE8KcQB+YPqO43m7xq43Q1l4+kBg4rPGCAkCsf /Aa8heI2bj/QCjTaYvTw8awB X-Received: by 2002:a63:5816:: with SMTP id m22-v6mr22077083pgb.332.1539026087434; Mon, 08 Oct 2018 12:14:47 -0700 (PDT) Received: from localhost.localdomain ([2405:204:73c6:20ea:9fd:1785:d893:1e98]) by smtp.gmail.com with ESMTPSA id a15-v6sm15648035pff.8.2018.10.08.12.14.42 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 08 Oct 2018 12:14:47 -0700 (PDT) From: Manivannan Sadhasivam To: sean.wang@mediatek.com, linus.walleij@linaro.org, matthias.bgg@gmail.com, robh+dt@kernel.org Cc: linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, amit.kucheria@linaro.org, Manivannan Sadhasivam Subject: [PATCH 3/5] arm64: dts: mediatek: x20: Add pinmux support for UART1 Date: Tue, 9 Oct 2018 00:44:09 +0530 Message-Id: <20181008191411.32555-4-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181008191411.32555-1-manivannan.sadhasivam@linaro.org> References: <20181008191411.32555-1-manivannan.sadhasivam@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add pinmux support for UART1 on MediatekX20 Development board based on Mediatek MT6797 SoC. Signed-off-by: Manivannan Sadhasivam --- arch/arm64/boot/dts/mediatek/mt6797-x20-dev.dts | 2 ++ arch/arm64/boot/dts/mediatek/mt6797.dtsi | 7 +++++++ 2 files changed, 9 insertions(+) -- 2.17.1 diff --git a/arch/arm64/boot/dts/mediatek/mt6797-x20-dev.dts b/arch/arm64/boot/dts/mediatek/mt6797-x20-dev.dts index 742938a1a548..13939d55b85b 100644 --- a/arch/arm64/boot/dts/mediatek/mt6797-x20-dev.dts +++ b/arch/arm64/boot/dts/mediatek/mt6797-x20-dev.dts @@ -30,4 +30,6 @@ &uart1 { status = "okay"; + pinctrl-names = "default"; + pinctrl-0 = <&uart1_pins_a>; }; diff --git a/arch/arm64/boot/dts/mediatek/mt6797.dtsi b/arch/arm64/boot/dts/mediatek/mt6797.dtsi index 231230d32d09..a64bb84bdec3 100644 --- a/arch/arm64/boot/dts/mediatek/mt6797.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt6797.dtsi @@ -141,6 +141,13 @@ "iocfgr", "iocfgt"; gpio-controller; #gpio-cells = <2>; + + uart1_pins_a: uart1 { + pins1 { + pinmux = , + ; + }; + }; }; scpsys: scpsys@10006000 {