From patchwork Fri Oct 5 16:58:47 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 148257 Delivered-To: patch@linaro.org Received: by 2002:a2e:8595:0:0:0:0:0 with SMTP id b21-v6csp689576lji; Fri, 5 Oct 2018 09:59:44 -0700 (PDT) X-Google-Smtp-Source: ACcGV63I17O7szOmWB25O/WBOHGo1mjAogPXDgTJOAZJ2670GKAW2jbgQXpR7Wzmy1YFiKyCaKCD X-Received: by 2002:a62:8910:: with SMTP id v16-v6mr12842183pfd.106.1538758783996; Fri, 05 Oct 2018 09:59:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1538758783; cv=none; d=google.com; s=arc-20160816; b=oLWwLfTX1RAF97jQi7WHhUf4Sl8QKWjzXALnfBlUx2raZEyHYoOGCciUWnEh7oh+C/ H6R9Q65DvjOmd/hKX0io6N/ITCmn+298iCfFKoXsWNIrPAbwCNWHtCUBuAVosTgin8jC glzZiCL5BcNSzzBmSvhCiJqyHWV01FfcD/CNIbHnyGq2Q081INoYyS6315gmoGUL9s9/ ALB9/cFHN+8k5EpBNRpRTt8wtpg+1CVxHJqQmKfEvpm6MmvvcBuiubNo+4EJbqsHT3O2 IdgmnZmUonPaatiYk3IAA6L8NVwf5WbSP6Ls730Ie878LwZyxc6lL18esNXg4dFvIB8r geOQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=K6DS5KOWh37k/+Xlr9IAvySrcc8KgKImzo5J4g96Byg=; b=DeT4ZoBLI6wYUSFyvduqTiqxTXA3nwYXi1XWCw8G9M1ZVq2utyfvBoc/yZ46pnubEa oLkj19mfx5gbXZfWabnrry+NFPuKoAN306JImQXaubDPWhSwkb2YZUnXpfTWzh/jrgC5 tQB7F+FOTS0ZXo68ttZ5rucItRpTCCfQItd0B+3h6OzCnzTqY3laEFHh1psUoF+59W+1 JUrpMe7NiBPsi37lKXLY2MH3M81qdYrvjNUcNopHoktyGJ7YwrVBaw3LcxcmVQAHw/HG OGd7PriaSAuLX2L/gvfWwE8OMzewVFv+8LU4106LvQ+rT1gVPi3j3CPA4UWSvMrgb8uN +j/g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b124-v6si8408354pgc.45.2018.10.05.09.59.43; Fri, 05 Oct 2018 09:59:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729656AbeJEX7P (ORCPT + 32 others); Fri, 5 Oct 2018 19:59:15 -0400 Received: from mail-ot1-f67.google.com ([209.85.210.67]:40366 "EHLO mail-ot1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729613AbeJEX7O (ORCPT ); Fri, 5 Oct 2018 19:59:14 -0400 Received: by mail-ot1-f67.google.com with SMTP id w67so13339726ota.7; Fri, 05 Oct 2018 09:59:39 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=K6DS5KOWh37k/+Xlr9IAvySrcc8KgKImzo5J4g96Byg=; b=TPrBswVj/sq1wTM6RxyK5d/2wXKnKdMGcaGE+wfcTB6Msk6ItDtDzzv1uxu/w7k8u/ AQf/NHJv2oJDf3dN8Aaf0ZfoWG3A6MVXYVoVL8/ZgtOLyDBdYaIWqGYmKBQJzpNuGvF/ KwkTjVd0aFVBx4tfiZu+MREvQcMVRVboI9AGKsqdcNZf9QgJHjJLNcxgcGOtPNYaDouh 27CSLJ/6izM3QKMiVYQTsYeBbyjH+P05CnmnhSG5Fyc7M1Q5jITRuERdWyVYRC8eQ4hD 5w5T+CMJ1VKUP1H26UaV6NHFw1YNWAB3hjq2TTKpPeWR5j4FwpYxiNQVGi4GYe36dUvM s3Og== X-Gm-Message-State: ABuFfojobTrEzBlXXvFR2jg1Q/K2xXLZIDR0ZOe+S8FwvlgqWkGAiM+3 4rMm+dyNtPfs+A6CayRTFVVJ7G3/pw== X-Received: by 2002:a9d:2e30:: with SMTP id q45mr6730173otb.69.1538758779232; Fri, 05 Oct 2018 09:59:39 -0700 (PDT) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id u63-v6sm2904328ota.75.2018.10.05.09.59.37 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 05 Oct 2018 09:59:38 -0700 (PDT) From: Rob Herring To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org Cc: Grant Likely , Kumar Gala , Frank Rowand , Mark Rutland , Linus Walleij , Olof Johansson , Arnd Bergmann , Mark Brown , Tom Rini , Pantelis Antoniou , Geert Uytterhoeven , Jonathan Cameron , Bjorn Andersson , Michal Simek Subject: [PATCH 35/36] dt-bindings: arm: Convert Xilinx board/soc bindings to json-schema Date: Fri, 5 Oct 2018 11:58:47 -0500 Message-Id: <20181005165848.3474-36-robh@kernel.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181005165848.3474-1-robh@kernel.org> References: <20181005165848.3474-1-robh@kernel.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert Xilinx SoC bindings to DT schema format using json-schema. Cc: Mark Rutland Cc: Michal Simek Cc: devicetree@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/xilinx.txt | 83 ------------------- .../devicetree/bindings/arm/xilinx.yaml | 81 ++++++++++++++++++ 2 files changed, 81 insertions(+), 83 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/xilinx.txt create mode 100644 Documentation/devicetree/bindings/arm/xilinx.yaml -- 2.17.1 diff --git a/Documentation/devicetree/bindings/arm/xilinx.txt b/Documentation/devicetree/bindings/arm/xilinx.txt deleted file mode 100644 index 26fe5ecc4332..000000000000 --- a/Documentation/devicetree/bindings/arm/xilinx.txt +++ /dev/null @@ -1,83 +0,0 @@ -Xilinx Zynq Platforms Device Tree Bindings - -Boards with Zynq-7000 SOC based on an ARM Cortex A9 processor -shall have the following properties. - -Required root node properties: - - compatible = "xlnx,zynq-7000"; - -Additional compatible strings: - -- Adapteva Parallella board - "adapteva,parallella" - -- Avnet MicroZed board - "avnet,zynq-microzed" - "xlnx,zynq-microzed" - -- Avnet ZedBoard board - "avnet,zynq-zed" - "xlnx,zynq-zed" - -- Digilent Zybo board - "digilent,zynq-zybo" - -- Digilent Zybo Z7 board - "digilent,zynq-zybo-z7" - -- Xilinx CC108 internal board - "xlnx,zynq-cc108" - -- Xilinx ZC702 internal board - "xlnx,zynq-zc702" - -- Xilinx ZC706 internal board - "xlnx,zynq-zc706" - -- Xilinx ZC770 internal board, with different FMC cards - "xlnx,zynq-zc770-xm010" - "xlnx,zynq-zc770-xm011" - "xlnx,zynq-zc770-xm012" - "xlnx,zynq-zc770-xm013" - ---------------------------------------------------------------- - -Xilinx Zynq UltraScale+ MPSoC Platforms Device Tree Bindings - -Boards with ZynqMP SOC based on an ARM Cortex A53 processor -shall have the following properties. - -Required root node properties: - - compatible = "xlnx,zynqmp"; - - -Additional compatible strings: - -- Xilinx internal board zc1232 - "xlnx,zynqmp-zc1232-revA", "xlnx,zynqmp-zc1232" - -- Xilinx internal board zc1254 - "xlnx,zynqmp-zc1254-revA", "xlnx,zynqmp-zc1254" - -- Xilinx internal board zc1275 - "xlnx,zynqmp-zc1275-revA", "xlnx,zynqmp-zc1275" - -- Xilinx internal board zc1751 - "xlnx,zynqmp-zc1751" - -- Xilinx 96boards compatible board zcu100 - "xlnx,zynqmp-zcu100-revC", "xlnx,zynqmp-zcu100" - -- Xilinx evaluation board zcu102 - "xlnx,zynqmp-zcu102-revA", "xlnx,zynqmp-zcu102" - "xlnx,zynqmp-zcu102-revB", "xlnx,zynqmp-zcu102" - "xlnx,zynqmp-zcu102-rev1.0", "xlnx,zynqmp-zcu102" - -- Xilinx evaluation board zcu104 - "xlnx,zynqmp-zcu104-revA", "xlnx,zynqmp-zcu104" - -- Xilinx evaluation board zcu106 - "xlnx,zynqmp-zcu106-revA", "xlnx,zynqmp-zcu106" - -- Xilinx evaluation board zcu111 - "xlnx,zynqmp-zcu111-revA", "xlnx,zynqmp-zcu111" diff --git a/Documentation/devicetree/bindings/arm/xilinx.yaml b/Documentation/devicetree/bindings/arm/xilinx.yaml new file mode 100644 index 000000000000..dd227bccf015 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/xilinx.yaml @@ -0,0 +1,81 @@ +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/soc/arm/xilinx.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Xilinx Zynq Platforms Device Tree Bindings + +maintainers: + - Michal Simek + +description: | + Xilinx boards with Zynq-7000 SOC or Zynq UltraScale+ MPSoC + +properties: + $nodename: + const: '/' + compatible: + oneOf: + - items: + - enum: + - adapteva,parallella + - digilent,zynq-zybo + - digilent,zynq-zybo-z7 + - xlnx,zynq-cc108 + - xlnx,zynq-zc702 + - xlnx,zynq-zc706 + - xlnx,zynq-zc770-xm010 + - xlnx,zynq-zc770-xm011 + - xlnx,zynq-zc770-xm012 + - xlnx,zynq-zc770-xm013 + - const: xlnx,zynq-7000 + + - items: + - const: avnet,zynq-microzed + - const: xlnx,zynq-microzed + - const: xlnx,zynq-7000 + + - items: + - const: avnet,zynq-zed + - const: xlnx,zynq-zed + - const: xlnx,zynq-7000 + + - items: + - enum: + - xlnx,zynqmp-zc1751 + - const: xlnx,zynqmp + + - description: Xilinx internal board zc1232 + items: + - const: xlnx,zynqmp-zc1232-revA + - const: xlnx,zynqmp-zc1232 + - const: xlnx,zynqmp + + - description: Xilinx internal board zc1254 + items: + - const: xlnx,zynqmp-zc1254-revA + - const: xlnx,zynqmp-zc1254 + - const: xlnx,zynqmp + + - description: Xilinx internal board zc1275 + items: + - const: xlnx,zynqmp-zc1275-revA + - const: xlnx,zynqmp-zc1275 + - const: xlnx,zynqmp + + - description: Xilinx 96boards compatible board zcu100 + items: + - const: xlnx,zynqmp-zcu100-revC + - const: xlnx,zynqmp-zcu100 + - const: xlnx,zynqmp + + - description: Xilinx evaluation board zcu102 + items: + - enum: + - xlnx,zynqmp-zcu102-revA + - xlnx,zynqmp-zcu102-revB + - xlnx,zynqmp-zcu102-rev1.0 + - const: xlnx,zynqmp-zcu102 + - const: xlnx,zynqmp + +...