From patchwork Fri Oct 5 16:58:13 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 148229 Delivered-To: patch@linaro.org Received: by 2002:a2e:8595:0:0:0:0:0 with SMTP id b21-v6csp688773lji; Fri, 5 Oct 2018 09:58:56 -0700 (PDT) X-Google-Smtp-Source: ACcGV620zgQdV48FTMmho9liJng8nf4fCtxC+DdlrswfmhGHhmKevtXasap2L/GF48gBFLLY9Dss X-Received: by 2002:a63:100c:: with SMTP id f12-v6mr2144605pgl.38.1538758736379; Fri, 05 Oct 2018 09:58:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1538758736; cv=none; d=google.com; s=arc-20160816; b=kmuCW70YlVrV7gLuk1IXrOOCy0s3aXuAsg6pl226H2f/8cb4A+tRBoJPEkdswA/Lkn UfXz7H+70ZfZEIvp9+mMYrA7NbviSe5GjdWUqKNcGEojFp4cgN8JWQ7wRgcQx18QLTZt GY86e8SR2RJj5/vQxa3tzE8FAPXZAqsxTPuhyE5OMXlmrQfnY3jc8oL/H8Bu357mWjWI ITTlgBE+J2C+8/h27yvTZ/e/COqVS0FpA9fHREZkCb5/s4gp4AIzM2bK2Y3ToS+Dy37G TBRK2tHjEY4PppyKG9rRBcLYWutVnVvqUeSMpmu5oGBgV3TOlO/Xi/xpeAW92dusQ+wi LHgQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=71oY5HWjvjta+vASdeqnC6CknPvTEuU3/FDPawmJ7HI=; b=ERTXHLaF8FsCqwOkFGcpOSRDaAOW2JCsm8fhdhNueCZB5SGYFGoHz+OhT5qei8W7A2 RkLQbxQasffSC+kGeOM5FV4SMi4J0x3y2+UTvJx+wx6AmWniOzoulhEb1pjK0w5+Tv31 cIRyJrlXveIE6Uxr+9OqPA+fsVdJ6hbqjc2Hov9ouGHQo/VewoAjsp/QzRk11aHOUCBu o7eXv3iX1PcE5NKk+UPEn1WcsqVlQhXGEUTbKcI/URUQLI2f74swcjIvEjWLckDCAklF 2MpW+TN7tinwfhAR0wmaY9Dmh4GT2Y1t753ymiuSN24+WwGdf8D3x7FSa+fhFmdlXarm zM8A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q185-v6si9792546pfb.277.2018.10.05.09.58.56; Fri, 05 Oct 2018 09:58:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728766AbeJEX61 (ORCPT + 32 others); Fri, 5 Oct 2018 19:58:27 -0400 Received: from mail-ot1-f67.google.com ([209.85.210.67]:39916 "EHLO mail-ot1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728160AbeJEX60 (ORCPT ); Fri, 5 Oct 2018 19:58:26 -0400 Received: by mail-ot1-f67.google.com with SMTP id c20-v6so13345479otl.6; Fri, 05 Oct 2018 09:58:52 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=71oY5HWjvjta+vASdeqnC6CknPvTEuU3/FDPawmJ7HI=; b=tUaLnFrZb5US74nXKpOrVjuq/Jy0brkhvUVAP5J5ZUi4HUzLd/G7coRUAPbDZzXMRk Zri7Infk6u2Bbg3tCO+CS3eXRP0/SfjROF4eEctE5S8aD6HVfc9j5XaJisV/dA2DdB1d Gr8lc674xUbUum6ib9IeOmGW+SGyyYjjHbf3vxeOhvifWteujCeDUgxHYfm2xEHZDoi9 T6xvPDnevS7IFAXv08gPTkcoEgd0RAk5KVaqCAj56aYPEUjc8PdtMCzmvt8NSXYrc0va IItC57j2s653tIyUbsg5sRcwACcbD0JwC2AK7JBXV1mVtnWO+sXMnGNdptxW5C5TbAO3 youA== X-Gm-Message-State: ABuFfohCcm+II5l/qXCjMgGRNS93A42ymOa8jBNqBlvKX7WlchDnEcpx N7RriHaJhWqgOlxD9XnZTU5VDMpSbQ== X-Received: by 2002:a9d:2992:: with SMTP id n18mr661801otb.54.1538758731588; Fri, 05 Oct 2018 09:58:51 -0700 (PDT) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id u63-v6sm2904328ota.75.2018.10.05.09.58.50 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 05 Oct 2018 09:58:51 -0700 (PDT) From: Rob Herring To: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org Cc: Grant Likely , Kumar Gala , Frank Rowand , Mark Rutland , Linus Walleij , Olof Johansson , Arnd Bergmann , Mark Brown , Tom Rini , Pantelis Antoniou , Geert Uytterhoeven , Jonathan Cameron , Bjorn Andersson , Tsahee Zidenberg , Antoine Tenart Subject: [PATCH 01/36] dt-bindings: arm: alpine: Move CPU control related binding to cpu-enable-method/al, alpine-smp Date: Fri, 5 Oct 2018 11:58:13 -0500 Message-Id: <20181005165848.3474-2-robh@kernel.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181005165848.3474-1-robh@kernel.org> References: <20181005165848.3474-1-robh@kernel.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org It is best practice to have 1 binding per file, so board level bindings should be separate for various misc SoC bindings. Move the Alpine CPU control to al,alpine-smp and we can also remove a cross reference. Cc: Tsahee Zidenberg Cc: Antoine Tenart Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/al,alpine.txt | 72 ------------------- .../arm/cpu-enable-method/al,alpine-smp | 34 ++++++++- 2 files changed, 31 insertions(+), 75 deletions(-) -- 2.17.1 diff --git a/Documentation/devicetree/bindings/arm/al,alpine.txt b/Documentation/devicetree/bindings/arm/al,alpine.txt index f404a4f9b165..d00debe2e86f 100644 --- a/Documentation/devicetree/bindings/arm/al,alpine.txt +++ b/Documentation/devicetree/bindings/arm/al,alpine.txt @@ -14,75 +14,3 @@ compatible: must contain "al,alpine" ... } - -* CPU node: - -The Alpine platform includes cortex-a15 cores. -enable-method: must be "al,alpine-smp" to allow smp [1] - -Example: - -cpus { - #address-cells = <1>; - #size-cells = <0>; - enable-method = "al,alpine-smp"; - - cpu@0 { - compatible = "arm,cortex-a15"; - device_type = "cpu"; - reg = <0>; - }; - - cpu@1 { - compatible = "arm,cortex-a15"; - device_type = "cpu"; - reg = <1>; - }; - - cpu@2 { - compatible = "arm,cortex-a15"; - device_type = "cpu"; - reg = <2>; - }; - - cpu@3 { - compatible = "arm,cortex-a15"; - device_type = "cpu"; - reg = <3>; - }; -}; - - -* Alpine CPU resume registers - -The CPU resume register are used to define required resume address after -reset. - -Properties: -- compatible : Should contain "al,alpine-cpu-resume". -- reg : Offset and length of the register set for the device - -Example: - -cpu_resume { - compatible = "al,alpine-cpu-resume"; - reg = <0xfbff5ed0 0x30>; -}; - -* Alpine System-Fabric Service Registers - -The System-Fabric Service Registers allow various operation on CPU and -system fabric, like powering CPUs off. - -Properties: -- compatible : Should contain "al,alpine-sysfabric-service" and "syscon". -- reg : Offset and length of the register set for the device - -Example: - -nb_service { - compatible = "al,alpine-sysfabric-service", "syscon"; - reg = <0xfb070000 0x10000>; -}; - -[1] arm/cpu-enable-method/al,alpine-smp diff --git a/Documentation/devicetree/bindings/arm/cpu-enable-method/al,alpine-smp b/Documentation/devicetree/bindings/arm/cpu-enable-method/al,alpine-smp index c2e0cc5e4cfd..35e5afb6d9ad 100644 --- a/Documentation/devicetree/bindings/arm/cpu-enable-method/al,alpine-smp +++ b/Documentation/devicetree/bindings/arm/cpu-enable-method/al,alpine-smp @@ -14,7 +14,28 @@ Related properties: (none) Note: This enable method requires valid nodes compatible with -"al,alpine-cpu-resume" and "al,alpine-nb-service"[1]. +"al,alpine-cpu-resume" and "al,alpine-nb-service". + + +* Alpine CPU resume registers + +The CPU resume register are used to define required resume address after +reset. + +Properties: +- compatible : Should contain "al,alpine-cpu-resume". +- reg : Offset and length of the register set for the device + + +* Alpine System-Fabric Service Registers + +The System-Fabric Service Registers allow various operation on CPU and +system fabric, like powering CPUs off. + +Properties: +- compatible : Should contain "al,alpine-sysfabric-service" and "syscon". +- reg : Offset and length of the register set for the device + Example: @@ -48,5 +69,12 @@ cpus { }; }; --- -[1] arm/al,alpine.txt +cpu_resume { + compatible = "al,alpine-cpu-resume"; + reg = <0xfbff5ed0 0x30>; +}; + +nb_service { + compatible = "al,alpine-sysfabric-service", "syscon"; + reg = <0xfb070000 0x10000>; +};