From patchwork Fri Sep 21 10:21:45 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 147221 Delivered-To: patch@linaro.org Received: by 2002:a2e:1648:0:0:0:0:0 with SMTP id 8-v6csp631549ljw; Fri, 21 Sep 2018 03:27:16 -0700 (PDT) X-Google-Smtp-Source: ANB0VdYvZ9xm/uaQjiTANb+ASa1UIPc+07cGyz0q7UlWuXEE9CU3PV4ZopPXGD+gsjYUzZcfHQev X-Received: by 2002:a17:902:158b:: with SMTP id m11-v6mr43757497pla.102.1537525636141; Fri, 21 Sep 2018 03:27:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1537525636; cv=none; d=google.com; s=arc-20160816; b=qI3dKwMLLrYZ77DBffmG8LLE193zBUHsK5Kh9kTsjaXdOdhpyPXC5Z+c39KLLwWKST XHgDJZUi09v4QYKQZXg6yeRp1sn8uEOu9ihP91rhtpRP/WAvhpYbLQ7L87KK+iNONQ8E 8kYykC1HyVRW+KfvzSZKcu8Q+j9FB072/dOJX4rTc5Xhc5/e6ewTEKk7P6CyWbfhwUOB D6yyVPSRzV83ncp9Hun6jMcdR0y0wjFCKd6he1KHTHvfOMx747V9/qhf03D/B8rxuOEb zqZ9Bg9b071rG7nSsXgMcJPLNyLKFcXh+XgDxut9nJDT6ldZkammTMJx2BMuRslyWvCR bhjg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=dX0AnoHumpKjN/Hxuc1DnDN/uBYu6jOtQe3dNmu6KNI=; b=eK1cdM1KwQF2bWur7TgLBsOn0OI+rt5NMA18foLmbuA2rvjd9CXQBuAVxVQhECGCcK JbdTBit6V4NCPRRiv2EGj1dClBM86DIupAA8rCut0zPesaDYe92v7ljgWY4e19zFlY8h 5N9acCId1A5fuvUIihzpU1DqPlKuQhug5/Nv7QpNeykV5lGbqhEkXh1f9+fgxtLQf6fC WlWR0BZxcbzo/Albkq8Vml0MsO3FXirQBgIdg7w859yt+faCu7/tpFncvOAn2XK18qqa 1GLltiV8xYEXHec3NqxCDJZCBoiEcDhS28qeXf3hlgGRV1JlAFqBOp/qdLbrIrgQaTwP adpA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=l0FHH5vw; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q4-v6si3464591pli.250.2018.09.21.03.27.15; Fri, 21 Sep 2018 03:27:16 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=l0FHH5vw; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390177AbeIUQNI (ORCPT + 32 others); Fri, 21 Sep 2018 12:13:08 -0400 Received: from fllv0016.ext.ti.com ([198.47.19.142]:46396 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389684AbeIUQNH (ORCPT ); Fri, 21 Sep 2018 12:13:07 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id w8LAOdR7008072; Fri, 21 Sep 2018 05:24:39 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1537525479; bh=dX0AnoHumpKjN/Hxuc1DnDN/uBYu6jOtQe3dNmu6KNI=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=l0FHH5vwaRIsxNt8oUAd6vawFpDR25X3eFdVLjGYD6Mc0L64Rm8O0xSE05EI59xKH RWgu4p8f7Y7i3K/wblaWv5iY4sgdvfbXEO51Nqpe+vbMki0BM2/T/6PeKrgLZeoRTq Aos0A9szHDzLyX6202enZH6+fwdXTGBxY9itPl0U= Received: from DFLE104.ent.ti.com (dfle104.ent.ti.com [10.64.6.25]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id w8LAOdn0031281; Fri, 21 Sep 2018 05:24:39 -0500 Received: from DFLE110.ent.ti.com (10.64.6.31) by DFLE104.ent.ti.com (10.64.6.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1466.3; Fri, 21 Sep 2018 05:24:38 -0500 Received: from dlep33.itg.ti.com (157.170.170.75) by DFLE110.ent.ti.com (10.64.6.31) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1466.3 via Frontend Transport; Fri, 21 Sep 2018 05:24:38 -0500 Received: from a0393678ub.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep33.itg.ti.com (8.14.3/8.13.8) with ESMTP id w8LAMEtY032280; Fri, 21 Sep 2018 05:24:34 -0500 From: Kishon Vijay Abraham I To: Jingoo Han , Joao Pinto , Bjorn Helgaas , Rob Herring , Lorenzo Pieralisi , Murali Karicheri , Kishon Vijay Abraham I , CC: Mark Rutland , Santosh Shilimkar , Tero Kristo , Nishanth Menon , , , , Subject: [RFC PATCH 30/40] dt-bindings: PCI: Add PCI RC dt binding documentation for AM654 Date: Fri, 21 Sep 2018 15:51:45 +0530 Message-ID: <20180921102155.22839-31-kishon@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180921102155.22839-1-kishon@ti.com> References: <20180921102155.22839-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add devicetree binding documentation for PCIe in RC mode present in AM654 SoC. Signed-off-by: Kishon Vijay Abraham I --- Documentation/devicetree/bindings/pci/pci-keystone.txt | 6 +++++- 1 file changed, 5 insertions(+), 1 deletion(-) -- 2.17.1 diff --git a/Documentation/devicetree/bindings/pci/pci-keystone.txt b/Documentation/devicetree/bindings/pci/pci-keystone.txt index 8ee07197a063..5c60e911b8b1 100644 --- a/Documentation/devicetree/bindings/pci/pci-keystone.txt +++ b/Documentation/devicetree/bindings/pci/pci-keystone.txt @@ -11,7 +11,8 @@ described here as well as properties that are not applicable. Required Properties:- -compatibility: "ti,keystone-pcie" +compatibility: Should be "ti,keystone-pcie" for RC on Keystone2 SoC + Should be "ti,am654-pcie-rc" for RC on AM654x SoC reg: Three register ranges as listed in the reg-names property reg-names: "dbics" for the DesignWare PCIe registers, "app" for the TI specific application registers, "config" for the @@ -20,6 +21,9 @@ reg-names: "dbics" for the DesignWare PCIe registers, "app" for the pcie_msi_intc : Interrupt controller device node for MSI IRQ chip interrupt-cells: should be set to 1 interrupts: GIC interrupt lines connected to PCI MSI interrupt lines + (required if the compatible is "ti,keystone-pcie") +msi-map: As specified in Documentation/devicetree/bindings/pci/pci-msi.txt + (required if the compatible is "ti,am654-pcie-rc". ti,syscon-pcie-id : phandle to the device control module required to set device id and vendor id.