From patchwork Tue Jul 24 12:52:26 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jerome Brunet X-Patchwork-Id: 142790 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp7232785ljj; Tue, 24 Jul 2018 05:52:57 -0700 (PDT) X-Google-Smtp-Source: AAOMgpepJuT69Oj2pDuvuSrjBCxrcLtRyM977ngDqY6xjDr75VkQY2KwvnG7hhAzrmCalwYcbriJ X-Received: by 2002:a65:6411:: with SMTP id a17-v6mr16000573pgv.287.1532436777808; Tue, 24 Jul 2018 05:52:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532436777; cv=none; d=google.com; s=arc-20160816; b=QElcjhhHqXw9qAU83hp+C4KH57dyHHru8eMzHWxrq9eDX1RIx/7F/jy32RrzgVDwDD U2WdlyItvQ4EwVZOO9gFOnpRZptOXS1odR+BjNljPJNIonOQxWRXbgQyajv3XLCFURNN s5oIDEq1qucoTDkhZNlDQz9c9DnjKqnRluVn6u2gWxwXQVQAfAD7684PAIYNjjCNrCiv VqOkJTaFFBgYj4FGTE+V7Nv+iMHB7nEFmzvC9C87wZ75dGiFYOlWj6pblG5fJxaIHRte 4aesKEJIJaTEv1lztGcuyhgxnavY4ZioWxefufS4hYMMiNxUesMRWGXtyZOTDTLtvinO Qe1w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=2GREtcfme2in64QICT7lyVEuNv1cb4paYqlUc4XsvUk=; b=CcRgZLFUyewtN4ZYmKx64ybjZ751wRDJqpb/COFzSD2adrB7WgnMvmmXQ3qoFHrAos mfbu5ISVKyXBVpu2Ok/htI02fFjKbRbLxwpe4qAicuubjPxjajp3LLktP2RkC8heQf/h Mza0cGppiGvo7CIZoGBch4H4HZM8LQAUXOIWjw7avMkv3DOjmzdcbMHcHb7C472sasqk gfIrX7L55UgORaNXAcgaXydFcVyOFANtaEXwj6ylBQQJpNseX/0La3p5foa2MIFhR5Di wdtJK5iB1GKwtTOmlHk7O6VCHxPPydRHqca2GiblyFmtCvyFz6DTD8uFqcQUEPziZ4yq tvZg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=YZmhHUkQ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t67-v6si10198310pfd.364.2018.07.24.05.52.57; Tue, 24 Jul 2018 05:52:57 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=YZmhHUkQ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388462AbeGXN7P (ORCPT + 31 others); Tue, 24 Jul 2018 09:59:15 -0400 Received: from mail-wm0-f66.google.com ([74.125.82.66]:38299 "EHLO mail-wm0-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728259AbeGXN7O (ORCPT ); Tue, 24 Jul 2018 09:59:14 -0400 Received: by mail-wm0-f66.google.com with SMTP id t25-v6so2420387wmi.3 for ; Tue, 24 Jul 2018 05:52:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=2GREtcfme2in64QICT7lyVEuNv1cb4paYqlUc4XsvUk=; b=YZmhHUkQs+PtGNscEDMR3Bupa4hev6beagx4ss3sJ22ekDsoUCOj3rlEQycXZUftOJ UIr7zsD+stt5ZADVtbjS3aJ55RQpM+R/YsP8y2SmiInfNOk5IOhAW2HCt7nw8lkDTtff KBDZP9FlyQcd5Pu41PqdEiT48cNF/WlNCqCZ3//gWWyD4zU6GtYcB79k/enZDZXYnC8p +Y/JAnfGpasDbY8RWMuqHVy5kbTFxFYAhnmtLH4PS3wvPgYp8+yS1CtkgpSXUr3lW4Ow 3g6OvxFmpV1V6W4l/wCt1ZB4CwcH99VPdQ5wk6hBw2PAMxl4anWwHyvQfwZ2oLOO558U SvJQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=2GREtcfme2in64QICT7lyVEuNv1cb4paYqlUc4XsvUk=; b=cVrH1CIK7G8S+iIpXVQp0Ir4BB9Vs68Ppvn8XxGKOrpZ+rDPiS2qikygn6Lw/al+w2 wT/QhZHgqgAmM0Qkip9okSFMwS6i2aaGoQw9NwvAJbnaF10cio4wIbd4homEeI5CkLWG zACRzQkfEkI2nbCZYOfosyR9fMcAxBkxVZsIFEycNksMCMfUJEUwqgceE6NmBXKulFal IaQwMcjD7UbYCrWKFaJ8mCF7ogJYQ9B/cUs38uKdhILAR6zMBLPEdpneqFioB+eTTKUL Pi1mMRgvo57HCevfQkBFeeB4ahKUATuWB69U4gZtGXzbCXaeI8M3wQqE3zxYmUxxvGuA sbAA== X-Gm-Message-State: AOUpUlG+H4cxx71pC5/3GTyoVVaugvmPFG3T8+G7nq1jYSt0nybQFvyz irRtMX8/7qjrBeFzSP0Ytwxwqg== X-Received: by 2002:a1c:c44a:: with SMTP id u71-v6mr1879789wmf.43.1532436772712; Tue, 24 Jul 2018 05:52:52 -0700 (PDT) Received: from boomer.lan (cag06-3-82-243-161-21.fbx.proxad.net. [82.243.161.21]) by smtp.googlemail.com with ESMTPSA id e7-v6sm20834235wrm.14.2018.07.24.05.52.51 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 24 Jul 2018 05:52:52 -0700 (PDT) From: Jerome Brunet To: Kevin Hilman , Carlo Caione Cc: Jerome Brunet , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-amlogic@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 02/14] arm64: dts: meson-axg: add vcc 5v regulator on the s400 Date: Tue, 24 Jul 2018 14:52:26 +0200 Message-Id: <20180724125238.14567-3-jbrunet@baylibre.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180724125238.14567-1-jbrunet@baylibre.com> References: <20180724125238.14567-1-jbrunet@baylibre.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This regulator is controlled by a GPIO and supplies various devices on the board, such as the lineout codec, the usb supply or the lcd controller. Signed-off-by: Jerome Brunet --- arch/arm64/boot/dts/amlogic/meson-axg-s400.dts | 11 +++++++++++ 1 file changed, 11 insertions(+) -- 2.17.1 diff --git a/arch/arm64/boot/dts/amlogic/meson-axg-s400.dts b/arch/arm64/boot/dts/amlogic/meson-axg-s400.dts index 09c7909a78ea..5937d8c3a6ed 100644 --- a/arch/arm64/boot/dts/amlogic/meson-axg-s400.dts +++ b/arch/arm64/boot/dts/amlogic/meson-axg-s400.dts @@ -104,6 +104,17 @@ regulator-always-on; }; + vcc_5v: regulator-vcc_5v { + compatible = "regulator-fixed"; + regulator-name = "VCC5V"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + vin-supply = <&main_12v>; + + gpio = <&gpio_ao GPIOAO_13 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + emmc_pwrseq: emmc-pwrseq { compatible = "mmc-pwrseq-emmc"; reset-gpios = <&gpio BOOT_9 GPIO_ACTIVE_LOW>;