From patchwork Mon Oct 16 04:01:50 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Andreas_F=C3=A4rber?= X-Patchwork-Id: 115894 Delivered-To: patch@linaro.org Received: by 10.140.22.163 with SMTP id 32csp3248100qgn; Sun, 15 Oct 2017 21:02:31 -0700 (PDT) X-Google-Smtp-Source: AOwi7QBWXRszg+oKTcAhXOgZ57uVzzmt2wprVgfPrbZjIEgJp/1ocbjwgWxj9ArHJ1qh1ajGDqND X-Received: by 10.98.88.7 with SMTP id m7mr7664446pfb.169.1508126551558; Sun, 15 Oct 2017 21:02:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1508126551; cv=none; d=google.com; s=arc-20160816; b=bh04A4qAvpAxt1x0wiyo5O549olqIJVIlunA/LrnSnHYfcZ3ijsIIR4MzcZ6hGZil9 /iSC/cHoAm+nWwpbABN3k8CoWERFPkMLVZjnm/tjn+rLErbR7Fq3U0nsRqtSwL4L9TqA mRHjU2Xd3igqgrNd9d6+ulwBLhVa0QzZ4B5kbo/FqAoJhria8LCqHn6Wd1pHCuWzHS1w +T2fROU6LQUzBCfaTXNu9b1nLU9fDpbCxMuu6dswlPyXUZDthFOQv2RkNIpTWFbm/aQx /2SivKrO0M4/3vsFTQQFjxPxrG2by46h7Ac/m9YIiLnCNrTuSUlzQaqmjSKkN76cWjzJ qtCw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :arc-authentication-results; bh=SpblUYOBGAarCdLz+j5uljLOMASlpj5FyARD3F6jkyA=; b=XS2swXLbZKQRHGfTT5YFvQXuppbmV0Dog6H5F0SiwLU+OC3grsxFzV8s3TMDLLtYsB kmEv85QbUcPuSurG5hrOWORzNVXe2oia8JIFICSdcbkm2HuqxyzLJ4L2swyXYLJFoWpw dSMemRKB1db9T8vVjRqx0rf9VdvrxMKDg8FGeq0YKkwZFuEWw8cac5/49B3+8d7F+6Pz iU1z5zWFsYHSz4P8NYzSc+EECQP6jaJs+c5dr6SOkbgxwKBxSD0toOAQla+cSJDH0VSP A4YnNhn8oMKAqsrmgJOxp//D4fZSg3kKoOC6+iG4hvkydwVurkui35izwuG5nFfGxE/w p/rw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b1si3998604pld.697.2017.10.15.21.02.31; Sun, 15 Oct 2017 21:02:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751952AbdJPEC3 (ORCPT + 27 others); Mon, 16 Oct 2017 00:02:29 -0400 Received: from mx2.suse.de ([195.135.220.15]:58034 "EHLO mx2.suse.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750707AbdJPEB6 (ORCPT ); Mon, 16 Oct 2017 00:01:58 -0400 X-Virus-Scanned: by amavisd-new at test-mx.suse.de Received: from relay1.suse.de (charybdis-ext.suse.de [195.135.220.254]) by mx2.suse.de (Postfix) with ESMTP id E03F6AE93; Mon, 16 Oct 2017 04:01:56 +0000 (UTC) From: =?utf-8?q?Andreas_F=C3=A4rber?= To: linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org, Bizon , =?utf-8?q?An?= =?utf-8?q?dreas_F=C3=A4rber?= , info@synology.com, Rob Herring , Mark Rutland , Catalin Marinas , Will Deacon , devicetree@vger.kernel.org Subject: [PATCH 5/5] arm64: dts: realtek: Add RTD1296 and Synology DS418 Date: Mon, 16 Oct 2017 06:01:50 +0200 Message-Id: <20171016040150.23400-6-afaerber@suse.de> X-Mailer: git-send-email 2.13.6 In-Reply-To: <20171016040150.23400-1-afaerber@suse.de> References: <20171016040150.23400-1-afaerber@suse.de> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add Device Trees for RTD1296 SoC and Synology DiskStation DS418. Cc: info@synology.com Signed-off-by: Andreas Färber --- arch/arm64/boot/dts/realtek/Makefile | 2 + arch/arm64/boot/dts/realtek/rtd1296-ds418.dts | 31 +++++++++++ arch/arm64/boot/dts/realtek/rtd1296.dtsi | 74 +++++++++++++++++++++++++++ 3 files changed, 107 insertions(+) create mode 100644 arch/arm64/boot/dts/realtek/rtd1296-ds418.dts create mode 100644 arch/arm64/boot/dts/realtek/rtd1296.dtsi -- 2.13.6 diff --git a/arch/arm64/boot/dts/realtek/Makefile b/arch/arm64/boot/dts/realtek/Makefile index 25c795272507..cf93f4db7a69 100644 --- a/arch/arm64/boot/dts/realtek/Makefile +++ b/arch/arm64/boot/dts/realtek/Makefile @@ -3,6 +3,8 @@ dtb-$(CONFIG_ARCH_REALTEK) += rtd1293-ds418j.dtb dtb-$(CONFIG_ARCH_REALTEK) += rtd1295-probox2-ava.dtb dtb-$(CONFIG_ARCH_REALTEK) += rtd1295-zidoo-x9s.dtb +dtb-$(CONFIG_ARCH_REALTEK) += rtd1296-ds418.dtb + always := $(dtb-y) subdir-y := $(dts-dirs) clean-files := *.dtb diff --git a/arch/arm64/boot/dts/realtek/rtd1296-ds418.dts b/arch/arm64/boot/dts/realtek/rtd1296-ds418.dts new file mode 100644 index 000000000000..015ef06e1933 --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1296-ds418.dts @@ -0,0 +1,31 @@ +/* + * Copyright (c) 2017 Andreas Färber + * + * SPDX-License-Identifier: (GPL-2.0+ OR MIT) + */ + +/dts-v1/; + +#include "rtd1293.dtsi" + +/ { + compatible = "synology,ds418", "realtek,rtd1296"; + model = "Synology DiskStation DS418"; + + memory@0 { + device_type = "memory"; + reg = <0x0 0x80000000>; + }; + + aliases { + serial0 = &uart0; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; +}; + +&uart0 { + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/realtek/rtd1296.dtsi b/arch/arm64/boot/dts/realtek/rtd1296.dtsi new file mode 100644 index 000000000000..d30d708775f8 --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1296.dtsi @@ -0,0 +1,74 @@ +/* + * Realtek RTD1296 SoC + * + * Copyright (c) 2017 Andreas Färber + * + * SPDX-License-Identifier: (GPL-2.0+ OR MIT) + */ + +#include "rtd129x.dtsi" + +/ { + compatible = "realtek,rtd1296"; + + cpus { + #address-cells = <2>; + #size-cells = <0>; + + cpu0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a53", "arm,armv8"; + reg = <0x0 0x0>; + enable-method = "spin-table"; + cpu-release-addr = <0 0x9801aa44>; + next-level-cache = <&l2>; + }; + + cpu1: cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a53", "arm,armv8"; + reg = <0x0 0x1>; + enable-method = "spin-table"; + cpu-release-addr = <0 0x9801aa44>; + next-level-cache = <&l2>; + }; + + cpu2: cpu@2 { + device_type = "cpu"; + compatible = "arm,cortex-a53", "arm,armv8"; + reg = <0x0 0x2>; + enable-method = "spin-table"; + cpu-release-addr = <0 0x9801aa44>; + next-level-cache = <&l2>; + }; + + cpu3: cpu@3 { + device_type = "cpu"; + compatible = "arm,cortex-a53", "arm,armv8"; + reg = <0x0 0x3>; + enable-method = "spin-table"; + cpu-release-addr = <0 0x9801aa44>; + next-level-cache = <&l2>; + }; + + l2: l2-cache { + compatible = "cache"; + }; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts = , + , + , + ; + }; +}; + +&arm_pmu { + interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>; +};