From patchwork Mon Oct 9 13:26:39 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 115226 Delivered-To: patch@linaro.org Received: by 10.140.22.163 with SMTP id 32csp2560773qgn; Mon, 9 Oct 2017 06:29:22 -0700 (PDT) X-Received: by 10.159.198.11 with SMTP id f11mr9155987plo.290.1507555762511; Mon, 09 Oct 2017 06:29:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1507555762; cv=none; d=google.com; s=arc-20160816; b=YNFtJBZHhXSQD0EwA7FJJBP+qLiVqRZDaqYur6u5Rbic8dxUQbuOSSpQHufXPYBWc2 kX870WyO7tWMN28rrdCb9/27Pvn4uVKOsOh6/ktXqhrz5L8/6HJbNuQ5ftA172fLvJAS VhGPCB22chHNDvQ+xRW3niqvnrhb6oX8AO4LeqRDUuSq6C/Xyx9IxW7tnOHA5HxqzR2v DQIo01qEIdGbIQvtCNAt0Q5am1Ip90r5jCGME3HY0S6mucw0KF61kzvmajRs9fkfbfAv ripsH6OgiEKG1ptPxMUCayiNFh7eKcuvB/KVi7OAfN9uAhMyUu1aAXwkCEwc1Wd6W7jx FVXQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=Xx+WV2NGyd6Fuaz4QLiinURpRfFsqEH3KMYQE4j9SRs=; b=d9ksEwx2U6Eh4ramnS3H9GuYGaiD2fqgo5+zT+U6P4y6LSRCN0y//JmoeDgLlkmnOk OzEsdC8kmYPbRN5qeUpPPZlsNtVLUDGew5kvzmEUlYLXsmz4WkqofD7kFv1BHMZNU11x RLGlShqW34Wl5NW1c/nhgKBQxaqDYDB1AkNPQ2tPqJJpbmekbYmBI67ng8Ccg9JkFMCS tY1B7IdfHpAQYi0gaOjhhyNxS9TnRjCXXoyYf8JBVzocsEWm0edACG8Sn06v1/MZenro Gv3nK2NFdI+pyUki2Smn8B69cD8lgufvbtgxqt1OgVNiyGPaTZknWzgBtRbJpFZwVoJn /q5w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=JdV5Fx8M; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b9si6655769pls.609.2017.10.09.06.29.22; Mon, 09 Oct 2017 06:29:22 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=JdV5Fx8M; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755420AbdJIN3U (ORCPT + 26 others); Mon, 9 Oct 2017 09:29:20 -0400 Received: from mail-wm0-f48.google.com ([74.125.82.48]:52511 "EHLO mail-wm0-f48.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755417AbdJIN1A (ORCPT ); Mon, 9 Oct 2017 09:27:00 -0400 Received: by mail-wm0-f48.google.com with SMTP id k4so23477012wmc.1 for ; Mon, 09 Oct 2017 06:27:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=Xx+WV2NGyd6Fuaz4QLiinURpRfFsqEH3KMYQE4j9SRs=; b=JdV5Fx8MVbTGKu1l59QINvZSupEqxDEizVplqdOWkxc28/mkkLwm7mCxOXjRIHE9zV +fldV1hOEppw4Q7PdUDRSwYfdkzJfDScpxFzBTHyeahr27oGrhsmzj7yL2PEfYzV8ETs 9bUDM9pvTcePzpAvg+l1C7PmEu7QE6l+/J/uE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=Xx+WV2NGyd6Fuaz4QLiinURpRfFsqEH3KMYQE4j9SRs=; b=kOIB4mbhYH2I+0zBKEjW7cOnaMPPtkixBIe9JMnFd1itQBxNANqLO491sn+90hi6qF LBZ21JIvAZg0aFmX3m+156JwrYaUuzFPXxghFxF7qlOTKG3X2TrWhYyD0VjAakGaNFpS zObVvHAEN7hzBMt6p/2TLuuNFA1aFszJE/PsVmuRp0XjL17+jGJTKLEBfoAZIuQumHKy 9NI2QvZwoFXdE6KleyA3dbJKsFoIxwnTqgnyMv7KO5SH2LAvikKGUjop/64O9tLQVAUw waoDhWLG+c7vX5fBLZLIdlgZhLg6bhMmYaLRJ8VNGYDsoC8MQFCAxun8ijOHMvJgZIt/ fHsw== X-Gm-Message-State: AMCzsaUhAyRUUojRBrAtvnMMTaZeWb2D80pLuMf4MZh5WQ7YT12+scOr CyQ8by4y9/w0Ox9tNASOTuTzKQ== X-Google-Smtp-Source: AOwi7QAKLkG2hQQHVGvAwnC/Wqc0hOIO9a6Gdb3PFYZhh1wvpR6+m3CYWiDCMhJGxJSGzZ5JiG/NnA== X-Received: by 10.223.171.23 with SMTP id q23mr10501523wrc.181.1507555619486; Mon, 09 Oct 2017 06:26:59 -0700 (PDT) Received: from localhost.localdomain (static.8.26.4.46.clients.your-server.de. [46.4.26.8]) by smtp.gmail.com with ESMTPSA id 31sm3775340wrm.0.2017.10.09.06.26.58 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 09 Oct 2017 06:26:58 -0700 (PDT) From: srinivas.kandagatla@linaro.org To: gregkh@linuxfoundation.org Cc: linux-kernel@vger.kernel.org, srinivas.kandagatla@linaro.org, Martin Blumenstingl Subject: [PATCH 10/12] dt-bindings: nvmem: Describe the Amlogic Meson6/Meson8/Meson8b efuse Date: Mon, 9 Oct 2017 15:26:39 +0200 Message-Id: <20171009132641.27169-11-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20171009132641.27169-1-srinivas.kandagatla@linaro.org> References: <20171009132641.27169-1-srinivas.kandagatla@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Martin Blumenstingl Amlogic Meson6, Meson8 and Meson8b SoCs have an efuse which contains calibration data from the factory (for the internal temperature sensor and some CVBS connector settings). Some manufacturers also store the MAC address or serial number in the efuse. This documents the devicetree bindings for the efuse on these SoCs. Signed-off-by: Martin Blumenstingl Signed-off-by: Srinivas Kandagatla --- .../bindings/nvmem/amlogic-meson-mx-efuse.txt | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) create mode 100644 Documentation/devicetree/bindings/nvmem/amlogic-meson-mx-efuse.txt -- 2.11.0 diff --git a/Documentation/devicetree/bindings/nvmem/amlogic-meson-mx-efuse.txt b/Documentation/devicetree/bindings/nvmem/amlogic-meson-mx-efuse.txt new file mode 100644 index 000000000000..a3c63954a1a4 --- /dev/null +++ b/Documentation/devicetree/bindings/nvmem/amlogic-meson-mx-efuse.txt @@ -0,0 +1,22 @@ +Amlogic Meson6/Meson8/Meson8b efuse + +Required Properties: +- compatible: depending on the SoC this should be one of: + - "amlogic,meson6-efuse" + - "amlogic,meson8-efuse" + - "amlogic,meson8b-efuse" +- reg: base address and size of the efuse registers +- clocks: a reference to the efuse core gate clock +- clock-names: must be "core" + +All properties and sub-nodes as well as the consumer bindings +defined in nvmem.txt in this directory are also supported. + + +Example: + efuse: nvmem@0 { + compatible = "amlogic,meson8-efuse"; + reg = <0x0 0x2000>; + clocks = <&clkc CLKID_EFUSE>; + clock-names = "core"; + };