From patchwork Thu Aug 17 10:11:39 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Andreas_F=C3=A4rber?= X-Patchwork-Id: 110310 Delivered-To: patch@linaro.org Received: by 10.140.95.78 with SMTP id h72csp1982738qge; Thu, 17 Aug 2017 03:14:04 -0700 (PDT) X-Received: by 10.98.150.138 with SMTP id s10mr4694163pfk.80.1502964844348; Thu, 17 Aug 2017 03:14:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1502964844; cv=none; d=google.com; s=arc-20160816; b=RUVL2NBk8Q5FEuVRck82AX+4kf7WI8bY6Xp+wamVQfqoh0ish0th9nE1KlCNptPhNY u1Hwj13cDlbaBBeerLxlrLoefARfW7Beodl9VHckewS7muwFxr+dW4BYgb+qw1ORAoRf /fWjTtIL91Lg1K0ZbntVYqC5oXcy8ngGClhfbHV8gavQjkEE2E/iKQMap6YMj3mbisIi qR6GmYiTxF9KE1w0jmaaODgMwylageY4cjHD4xQpOL//lDyM1vfoLT3vibL7RXSUpRR4 Jw+5vcX8ehrn9mHmft6zs5ooMmRpSmw35xd3rbRnc/1iBMt//jpZ+JTDcz8rYs7myxm8 St7A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :arc-authentication-results; bh=00qdBoikjgo55bTM7Vt/weViT5linwNM92EZItq34RI=; b=rMjSpwrUWHJd2bX0pPqj+VpgixvCFntx8jV6txQM+hkkIPr50hUUuOOPuJ9YcYMsks ODCS73fC/bhI8EjSt/BpGJhXFeY0KXXHyedu3rN1obvLpxhcsUgwRprLsIlDleC0KFSU f32BerwiBJpG+erreIA9rORjIQoERlTLcIMtfoRM2MjMA3C5L7Ul7+KhXJ/muIV/D8ch XiJHMCONhdpcnqzHPZ/Idj3lzVuHiTIoo6Kuxt28nyr3DCB2Jsf8EtoK8UzGwppDHf3L 6UgLBGM+U4i6k987jPpEh5epAkgRdrZS7Wade30SwA4WHsffEI6NTNsYakihP5erk7vk 9GAQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 6si1922246pff.340.2017.08.17.03.14.03; Thu, 17 Aug 2017 03:14:04 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752274AbdHQKN3 (ORCPT + 26 others); Thu, 17 Aug 2017 06:13:29 -0400 Received: from mx2.suse.de ([195.135.220.15]:42658 "EHLO mx1.suse.de" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1752322AbdHQKLt (ORCPT ); Thu, 17 Aug 2017 06:11:49 -0400 X-Virus-Scanned: by amavisd-new at test-mx.suse.de Received: from relay2.suse.de (charybdis-ext.suse.de [195.135.220.254]) by mx1.suse.de (Postfix) with ESMTP id 3C9BEAF7D; Thu, 17 Aug 2017 10:11:48 +0000 (UTC) From: =?utf-8?q?Andreas_F=C3=A4rber?= To: Thomas Gleixner , Jason Cooper , Marc Zyngier , linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org, Roc He , =?utf-8?b?6JKL?= =?utf-8?b?5Li955C0?= , =?utf-8?q?Andreas_F=C3=A4rber?= , Rob Herring , Mark Rutland , Catalin Marinas , Will Deacon , devicetree@vger.kernel.org Subject: [RFC 2/3] arm64: dts: realtek: Add irq mux to RTD1295 Date: Thu, 17 Aug 2017 12:11:39 +0200 Message-Id: <20170817101140.32000-3-afaerber@suse.de> X-Mailer: git-send-email 2.12.3 In-Reply-To: <20170817101140.32000-1-afaerber@suse.de> References: <20170817101140.32000-1-afaerber@suse.de> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Update UART nodes with interrupts. Signed-off-by: Andreas Färber --- arch/arm64/boot/dts/realtek/rtd1295.dtsi | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) -- 2.12.3 diff --git a/arch/arm64/boot/dts/realtek/rtd1295.dtsi b/arch/arm64/boot/dts/realtek/rtd1295.dtsi index 2d2d84b573e3..77063e984db9 100644 --- a/arch/arm64/boot/dts/realtek/rtd1295.dtsi +++ b/arch/arm64/boot/dts/realtek/rtd1295.dtsi @@ -112,6 +112,14 @@ #reset-cells = <1>; }; + iso_irq_mux: interrupt-controller@98007000 { + compatible = "realtek,rtd1295-iso-irq-mux"; + reg = <0x98007000 0x100>; + interrupts = ; + interrupt-controller; + #interrupt-cells = <1>; + }; + iso_reset: reset-controller@98007088 { compatible = "realtek,rtd1295-reset"; reg = <0x98007088 0x4>; @@ -124,16 +132,28 @@ reg-shift = <2>; reg-io-width = <4>; clock-frequency = <27000000>; + interrupt-parent = <&iso_irq_mux>; + interrupts = <2>; resets = <&iso_reset RTD1295_ISO_RSTN_UR0>; status = "disabled"; }; + irq_mux: interrupt-controller@9801b000 { + compatible = "realtek,rtd1295-irq-mux"; + reg = <0x9801b000 0x100>; + interrupts = ; + interrupt-controller; + #interrupt-cells = <1>; + }; + uart1: serial@9801b200 { compatible = "snps,dw-apb-uart"; reg = <0x9801b200 0x100>; reg-shift = <2>; reg-io-width = <4>; clock-frequency = <432000000>; + interrupt-parent = <&irq_mux>; + interrupts = <3>, <5>; resets = <&reset2 RTD1295_RSTN_UR1>; status = "disabled"; }; @@ -144,6 +164,8 @@ reg-shift = <2>; reg-io-width = <4>; clock-frequency = <432000000>; + interrupt-parent = <&irq_mux>; + interrupts = <8>, <13>; resets = <&reset2 RTD1295_RSTN_UR2>; status = "disabled"; };