From patchwork Wed Aug 16 13:45:01 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 110258 Delivered-To: patch@linaro.org Received: by 10.140.95.78 with SMTP id h72csp809967qge; Wed, 16 Aug 2017 06:49:41 -0700 (PDT) X-Received: by 10.98.108.7 with SMTP id h7mr1764174pfc.61.1502891381327; Wed, 16 Aug 2017 06:49:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1502891381; cv=none; d=google.com; s=arc-20160816; b=q10kN+PZpqIq1jKQXtDURqDeQjgRdDwO6Hcd3Q6v/0rRPN908BNMvIbLx6T7+zCy+q 1Tgs8QMy9pbikaTGDssw8vacryf1hi2x0L1IrSwgvZtL/DfmTdsG1jBWOd2t4BYDKKhs 6IPZACdzV+f8LjdNDM77mYWggxIOUdhh6pBF9ir1f9Lwxixu8IRsX6DA1AuHGL12jLIZ uPcgcAogjkJx8LNK/5TENTKaeekzk8VLb4D5QLc6DylvoWykYlC8Jt/5mnKfdQ8gLcah qI5DTDaL7aDbdqGYFxxyhhJ42Vdwd5iZT9fwZh2uuRKz/Txs07SBfoAmTK2hgnTN2WCf PIUA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=nSDuRRfKGwNeCZgk/d6Npr7n7zvKP+6w6nbHkNMSZv8=; b=KQnW+E57btanJpw56SINmSv/evQtHuhlqJ0yvUqFZmHJ0vVH81h3J/IehokV66l/Nf IpoZxyBKK6l/hO5rhzngaHUVvDpPP3nBBDGIyiI/oLADMGFwTjvkFrcY4LOZHCPv5M4A AsFM+4FSgHUc0Vo0pHRDPO+yhG1gxt5oBs5SIjbbbE1WzN9LuO8yeNeImuVQ1KxqRyIS V4HJMNgLTmQah5ah1FVvXwZcEm2OFS6/qbfjE5jggWj4Lrm2u2X4oz0gyRlVNPK9f/UF /ic+Vnqs4XNazrHX6EL3AZqfGB0uxqq9+7sC4FS79YRDf2UXD1BK+pnzPoLIqY8ccsw0 etjQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=hTrDfW10; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g68si565522pfb.90.2017.08.16.06.49.41; Wed, 16 Aug 2017 06:49:41 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=hTrDfW10; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752697AbdHPNti (ORCPT + 26 others); Wed, 16 Aug 2017 09:49:38 -0400 Received: from lelnx193.ext.ti.com ([198.47.27.77]:33430 "EHLO lelnx193.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751466AbdHPNpp (ORCPT ); Wed, 16 Aug 2017 09:45:45 -0400 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by lelnx193.ext.ti.com (8.15.1/8.15.1) with ESMTP id v7GDjOr9031912; Wed, 16 Aug 2017 08:45:24 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ti.com; s=ti-com-17Q1; t=1502891124; bh=NPPayYMo5/ei1VXKOOPbm3YScxgtPO/E+e03rE2vx1Y=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=hTrDfW102DHUX/CpbphuLaxDBAcq45T+lOiKb4J/OG4ycxfj+VtuxgKQm2ndtpxz+ fHeZzhqrV0QQLJnvdA02sLPqdRZ4vPtLo1A58CwTC/kbWkRe7PyCoRMt0EUR6it6iU ase/U2LFliPxZZN7g/C7DofoASWo1Ardi68qLTTU= Received: from DLEE101.ent.ti.com (dlee101.ent.ti.com [157.170.170.31]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id v7GDjOkf028218; Wed, 16 Aug 2017 08:45:24 -0500 Received: from DLEE104.ent.ti.com (157.170.170.34) by DLEE101.ent.ti.com (157.170.170.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.1.845.34; Wed, 16 Aug 2017 08:45:23 -0500 Received: from dlep32.itg.ti.com (157.170.170.100) by DLEE104.ent.ti.com (157.170.170.34) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.845.34 via Frontend Transport; Wed, 16 Aug 2017 08:45:23 -0500 Received: from a0393678ub.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep32.itg.ti.com (8.14.3/8.13.8) with ESMTP id v7GDjCAV017583; Wed, 16 Aug 2017 08:45:21 -0500 From: Kishon Vijay Abraham I To: Tony Lindgren CC: , , , , , , Subject: [PATCH v2 03/10] ARM: dts: dra7-evm: Add pinmux configuration for MMC Date: Wed, 16 Aug 2017 19:15:01 +0530 Message-ID: <20170816134508.8887-4-kishon@ti.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20170816134508.8887-1-kishon@ti.com> References: <20170816134508.8887-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Include dra74x-mmc-iodelay.dtsi which has pinmux and IODelay configuration values for the various MMC modes for dra74 SoC and use it in the pinctrl properties of MMC devicetree nodes present in dra7-evm. Signed-off-by: Kishon Vijay Abraham I --- arch/arm/boot/dts/dra7-evm.dts | 22 ++++++++++++++++++---- 1 file changed, 18 insertions(+), 4 deletions(-) -- 2.11.0 diff --git a/arch/arm/boot/dts/dra7-evm.dts b/arch/arm/boot/dts/dra7-evm.dts index 5e3f9ba861f0..aa426dabb6c3 100644 --- a/arch/arm/boot/dts/dra7-evm.dts +++ b/arch/arm/boot/dts/dra7-evm.dts @@ -9,6 +9,7 @@ #include "dra74x.dtsi" #include "dra7-evm-common.dtsi" +#include "dra74x-mmc-iodelay.dtsi" / { model = "TI DRA742"; @@ -326,8 +327,6 @@ &mmc1 { status = "okay"; - pinctrl-names = "default"; - pinctrl-0 = <&mmc1_pins_default>; vmmc-supply = <&evm_3v3_sd>; vqmmc-supply = <&ldo1_reg>; bus-width = <4>; @@ -336,14 +335,29 @@ * is always hardwired. */ cd-gpios = <&gpio6 27 GPIO_ACTIVE_LOW>; + pinctrl-names = "default", "hs", "sdr12", "sdr25", "sdr50", "ddr50-rev11", "sdr104-rev11", "ddr50", "sdr104"; + pinctrl-0 = <&mmc1_pins_default>; + pinctrl-1 = <&mmc1_pins_hs>; + pinctrl-2 = <&mmc1_pins_sdr12>; + pinctrl-3 = <&mmc1_pins_sdr25>; + pinctrl-4 = <&mmc1_pins_sdr50>; + pinctrl-5 = <&mmc1_pins_ddr50 &mmc1_iodelay_ddr_rev11_conf>; + pinctrl-6 = <&mmc1_pins_sdr104 &mmc1_iodelay_sdr104_rev11_conf>; + pinctrl-7 = <&mmc1_pins_ddr50 &mmc1_iodelay_ddr_rev20_conf>; + pinctrl-8 = <&mmc1_pins_sdr104 &mmc1_iodelay_sdr104_rev20_conf>; }; &mmc2 { status = "okay"; - pinctrl-names = "default"; - pinctrl-0 = <&mmc2_pins_default>; vmmc-supply = <&evm_1v8_sw>; bus-width = <8>; + pinctrl-names = "default", "hs", "ddr_1_8v-rev11", "ddr_1_8v", "hs200_1_8v-rev11", "hs200_1_8v"; + pinctrl-0 = <&mmc2_pins_default>; + pinctrl-1 = <&mmc2_pins_hs>; + pinctrl-2 = <&mmc2_pins_ddr_1_8v_rev11 &mmc2_iodelay_ddr_1_8v_rev11_conf>; + pinctrl-3 = <&mmc2_pins_ddr_rev20>; + pinctrl-4 = <&mmc2_pins_hs200 &mmc2_iodelay_hs200_rev11_conf>; + pinctrl-5 = <&mmc2_pins_hs200 &mmc2_iodelay_hs200_rev20_conf>; }; &cpu0 {