From patchwork Wed Aug 16 13:45:08 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 110254 Delivered-To: patch@linaro.org Received: by 10.140.95.78 with SMTP id h72csp807411qge; Wed, 16 Aug 2017 06:47:34 -0700 (PDT) X-Received: by 10.84.231.199 with SMTP id g7mr2005108pln.258.1502891254534; Wed, 16 Aug 2017 06:47:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1502891254; cv=none; d=google.com; s=arc-20160816; b=eq4o6bP3G4y9nTZilzKgnMDEkaReJMealMd5+dmS0lrHSOk5U0zJzdCIC6Gs8yyzmg vVW2+OEtBPU6N4mRmIBvjfukzTH9MPL7WaPZdL5JsPrU3tZOKl7VRzR2qamMXQsn4OrM ne2+N1Bt/FVflfQM41FfzfWoikHspoaP7jHPzF7EwfDHIDx5YpW+6gaFnohQINJX3Uh/ nvfOwim486L9xIFE407U6q2P7ZnypjZCL2aMtOOWTJFKGV/MbREPQUmV/sq1bXGyq1U4 eauAQ670P8Ayz+iEafsVb8hzb71Jp1EckutNLi6xKshv4RM0erm1zPMUm9GyAYP/AMgA BWRQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=DzabhEr//Ue0Adeo4gC3w0diLL0QMfPCxrlNUsvCdb8=; b=fRb2T5AnXokHi89VMacbwP2cyIwvnEYjot1JzaZdmDOESx8SO0UpR5JDIL/8q/NSDB 9ikaj9av4z1qEiLGDlcpQwq64XvKRl+pS/95Sb355yZTQ3NGunsIcUfiaF8MI8qwlZvc JxK0ca/BaibmTulpLKscYLsYT9+gRmQ6MnE2Oug0ViMYYU2c3Sk0FB8Gpu8XJoGz9WlI uO1TGQVbhIXesnovK4wgJi0IYzEEyTTE1QW1wCpmhcOn3qBD6pKqrhhXKew6m8g3F/7F vFc8xV1YwKDStvd6LRMH9dSzEs+suLOmB3moxarK2TYrVdsxJUBActDt9HBkTggnS1xg ixzg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=Si2XPJtn; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e9si533466pfb.690.2017.08.16.06.47.34; Wed, 16 Aug 2017 06:47:34 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=Si2XPJtn; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752636AbdHPNrb (ORCPT + 26 others); Wed, 16 Aug 2017 09:47:31 -0400 Received: from fllnx209.ext.ti.com ([198.47.19.16]:33048 "EHLO fllnx209.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751661AbdHPNr2 (ORCPT ); Wed, 16 Aug 2017 09:47:28 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by fllnx209.ext.ti.com (8.15.1/8.15.1) with ESMTP id v7GDjlVf016308; Wed, 16 Aug 2017 08:45:47 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ti.com; s=ti-com-17Q1; t=1502891147; bh=h/07rRxw0NqndE1mk9Y53bPbV3D6JqTl7xtPFHqdhbY=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=Si2XPJtni7YG4ge6bBFEeMplZ3ZWjN+69lNXnmeHqTt5bVRlUdbpBstXbYq2eT9DI nn1f+dVHA79UuuSkzq9klTF/1HL36n1hVNdT/4tmymAOFNTsK34SKsRKWdlel2QaXC rqRC6bmdp3xQXO8QB8FFFhi24h5MKOjNmIRfh4U4= Received: from DLEE106.ent.ti.com (dlee106.ent.ti.com [157.170.170.36]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id v7GDjgcA005015; Wed, 16 Aug 2017 08:45:42 -0500 Received: from DLEE114.ent.ti.com (157.170.170.25) by DLEE106.ent.ti.com (157.170.170.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.1.845.34; Wed, 16 Aug 2017 08:45:42 -0500 Received: from DLEE112.ent.ti.com (157.170.170.23) by DLEE114.ent.ti.com (157.170.170.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.1.845.34; Wed, 16 Aug 2017 08:45:42 -0500 Received: from dlep32.itg.ti.com (157.170.170.100) by DLEE112.ent.ti.com (157.170.170.23) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.845.34 via Frontend Transport; Wed, 16 Aug 2017 08:45:41 -0500 Received: from a0393678ub.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep32.itg.ti.com (8.14.3/8.13.8) with ESMTP id v7GDjCAc017583; Wed, 16 Aug 2017 08:45:39 -0500 From: Kishon Vijay Abraham I To: Tony Lindgren CC: , , , , , , Subject: [PATCH v2 10/10] ARM: dts: dra71-evm: Add pinmux configuration for MMC Date: Wed, 16 Aug 2017 19:15:08 +0530 Message-ID: <20170816134508.8887-11-kishon@ti.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20170816134508.8887-1-kishon@ti.com> References: <20170816134508.8887-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Include dra72x-mmc-iodelay.dtsi which has pinmux and IODelay configuration values for the various MMC modes for dra72 SoC and use it in the pinctrl properties of MMC devicetree nodes present in dra71-evm.dts. Signed-off-by: Kishon Vijay Abraham I --- arch/arm/boot/dts/dra71-evm.dts | 14 ++++++++++++++ 1 file changed, 14 insertions(+) -- 2.11.0 diff --git a/arch/arm/boot/dts/dra71-evm.dts b/arch/arm/boot/dts/dra71-evm.dts index 49e3c76bcf97..41c9132eb550 100644 --- a/arch/arm/boot/dts/dra71-evm.dts +++ b/arch/arm/boot/dts/dra71-evm.dts @@ -7,6 +7,7 @@ */ #include "dra72-evm-common.dtsi" +#include "dra72x-mmc-iodelay.dtsi" #include / { @@ -172,10 +173,23 @@ }; &mmc1 { + pinctrl-names = "default", "hs", "sdr12", "sdr25", "sdr50", "ddr50", "sdr104"; + pinctrl-0 = <&mmc1_pins_default>; + pinctrl-1 = <&mmc1_pins_hs>; + pinctrl-2 = <&mmc1_pins_sdr12>; + pinctrl-3 = <&mmc1_pins_sdr25>; + pinctrl-4 = <&mmc1_pins_sdr50>; + pinctrl-5 = <&mmc1_pins_ddr50_rev20 &mmc1_iodelay_ddr50_conf>; + pinctrl-6 = <&mmc1_pins_sdr104 &mmc1_iodelay_sdr104_rev20_conf>; vqmmc-supply = <&vpo_sd_1v8_3v3>; }; &mmc2 { + pinctrl-names = "default", "hs", "ddr_1_8v", "hs200_1_8v"; + pinctrl-0 = <&mmc2_pins_default>; + pinctrl-1 = <&mmc2_pins_hs>; + pinctrl-2 = <&mmc2_pins_ddr_rev20 &mmc2_iodelay_ddr_conf>; + pinctrl-3 = <&mmc2_pins_hs200 &mmc2_iodelay_hs200_rev20_conf>; vmmc-supply = <&evm_1v8_sw>; };