From patchwork Wed Aug 16 13:45:07 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 110256 Delivered-To: patch@linaro.org Received: by 10.140.95.78 with SMTP id h72csp808853qge; Wed, 16 Aug 2017 06:48:45 -0700 (PDT) X-Received: by 10.99.114.20 with SMTP id n20mr1639065pgc.451.1502891325254; Wed, 16 Aug 2017 06:48:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1502891325; cv=none; d=google.com; s=arc-20160816; b=BlMufTVxCFLakpwW0bl75XJF1iE6lETEizaMjWF21YqcpAeKcNqN2uo9qkRQxrumFV sOWpmrNqeXiJcjG+eJDts9GtlKPrzyESLjKJyrNwwWcKxdmjeFf1ykIkB0UBPvYKkJvf M4Nc4HDgG31Cl+D5IP+qE5Ixr4kXHDt1Zl0NMEgFwpUDm362pj01sTgYNMhGtKtjydbg pn7o+Nh/SIOSN0Wj2CD/LZwH0ENY5VTbRCAYyfEWzdLkF5fIgWB8DPdTfpJuabTK6sbD NiVgh5MRfJlkW9+VLqOkRH9lHzWcgpcnUrj09eVFDQ4rD9NNAdtrnf6F1An1h4GEnU4G iRxA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=mmeFp8S6VwQMg8CifT/kukj0O3uVnmTHvxGkCirLNpo=; b=USur36UGLJhHf1Gnno5LwjNgUlrqh7XLatqXjhTrXaxIFfBBkDNADx42pNIFr1SeN4 Rm4RwGLmLzf131J1SozwTbvUSWimtrE7cDvRt5veX201/JDPeiYP3uWcW2hi/W5f2bXm g+tFShqacwLq5FDV1fMgi5NzUVSadD54kEif+aC+eI0L1mWCHvXiQ95Gsx0//JlUmUC/ JeNILIMkCA17Q6WhNlKyyXgLwfaeyzAX0GQgLggtjl04s3eoPp04vUZURQbIvDJqzuWK 3j8molTavhyxueTXvA8LWKHoHGfwGJ7dsRfoLc1IvQowDfbl5UOOSw5X9qZmY5dNmGbJ ko9g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=lT7TZLFd; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b7si524456pge.431.2017.08.16.06.48.44; Wed, 16 Aug 2017 06:48:45 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=lT7TZLFd; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752685AbdHPNsm (ORCPT + 26 others); Wed, 16 Aug 2017 09:48:42 -0400 Received: from lelnx193.ext.ti.com ([198.47.27.77]:33448 "EHLO lelnx193.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752352AbdHPNqN (ORCPT ); Wed, 16 Aug 2017 09:46:13 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by lelnx193.ext.ti.com (8.15.1/8.15.1) with ESMTP id v7GDjdgP031951; Wed, 16 Aug 2017 08:45:39 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ti.com; s=ti-com-17Q1; t=1502891139; bh=8NFCaBagzwoTuBKlpurdworvaN0fsbnYyts2m/IbRmo=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=lT7TZLFdQvxVPn5h4qqqpS6eis7f+Cera9QWAe/JGbpfyrcmRkTNgT89BCrjAbz4G OyvlRfYwRuZh+0C4AqgjlirwVqT9gJaX0st2rSt9ukcBX5TaVo0seekJDuNdP1eEQu jrWBl0rv8fdLrr+DFjOgmbGJ3NpBAC/7yEvxNicg= Received: from DFLE103.ent.ti.com (dfle103.ent.ti.com [10.64.6.24]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id v7GDjdsQ004938; Wed, 16 Aug 2017 08:45:39 -0500 Received: from DFLE106.ent.ti.com (10.64.6.27) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.1.845.34; Wed, 16 Aug 2017 08:45:39 -0500 Received: from dlep32.itg.ti.com (157.170.170.100) by DFLE106.ent.ti.com (10.64.6.27) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.845.34 via Frontend Transport; Wed, 16 Aug 2017 08:45:39 -0500 Received: from a0393678ub.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep32.itg.ti.com (8.14.3/8.13.8) with ESMTP id v7GDjCAb017583; Wed, 16 Aug 2017 08:45:37 -0500 From: Kishon Vijay Abraham I To: Tony Lindgren CC: , , , , , , Subject: [PATCH v2 09/10] ARM: dts: dra72-evm-revc: Add pinmux configuration for MMC Date: Wed, 16 Aug 2017 19:15:07 +0530 Message-ID: <20170816134508.8887-10-kishon@ti.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20170816134508.8887-1-kishon@ti.com> References: <20170816134508.8887-1-kishon@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Include dra72x-mmc-iodelay.dtsi which has pinmux and IODelay configuration values for the various MMC modes for dra72 SoC and use it in the pinctrl properties of MMC devicetree nodes present in dra72-evm-revc.dts. Signed-off-by: Kishon Vijay Abraham I --- arch/arm/boot/dts/dra72-evm-revc.dts | 14 ++++++++++++++ 1 file changed, 14 insertions(+) -- 2.11.0 diff --git a/arch/arm/boot/dts/dra72-evm-revc.dts b/arch/arm/boot/dts/dra72-evm-revc.dts index 9b439851ff79..bf588d00728d 100644 --- a/arch/arm/boot/dts/dra72-evm-revc.dts +++ b/arch/arm/boot/dts/dra72-evm-revc.dts @@ -6,6 +6,7 @@ * published by the Free Software Foundation. */ #include "dra72-evm-common.dtsi" +#include "dra72x-mmc-iodelay.dtsi" #include / { @@ -96,9 +97,22 @@ }; &mmc1 { + pinctrl-names = "default", "hs", "sdr12", "sdr25", "sdr50", "ddr50", "sdr104"; + pinctrl-0 = <&mmc1_pins_default>; + pinctrl-1 = <&mmc1_pins_hs>; + pinctrl-2 = <&mmc1_pins_sdr12>; + pinctrl-3 = <&mmc1_pins_sdr25>; + pinctrl-4 = <&mmc1_pins_sdr50>; + pinctrl-5 = <&mmc1_pins_ddr50_rev20 &mmc1_iodelay_ddr50_conf>; + pinctrl-6 = <&mmc1_pins_sdr104 &mmc1_iodelay_sdr104_rev20_conf>; vqmmc-supply = <&ldo1_reg>; }; &mmc2 { + pinctrl-names = "default", "hs", "ddr_1_8v", "hs200_1_8v"; + pinctrl-0 = <&mmc2_pins_default>; + pinctrl-1 = <&mmc2_pins_hs>; + pinctrl-2 = <&mmc2_pins_ddr_rev20 &mmc2_iodelay_ddr_conf>; + pinctrl-3 = <&mmc2_pins_hs200 &mmc2_iodelay_hs200_rev20_conf>; vmmc-supply = <&evm_1v8_sw>; };