From patchwork Mon Aug 7 08:13:20 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Guodong Xu X-Patchwork-Id: 109517 Delivered-To: patch@linaro.org Received: by 10.140.95.78 with SMTP id h72csp1311714qge; Mon, 7 Aug 2017 01:18:34 -0700 (PDT) X-Received: by 10.98.155.92 with SMTP id r89mr11019256pfd.284.1502093913911; Mon, 07 Aug 2017 01:18:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1502093913; cv=none; d=google.com; s=arc-20160816; b=Ic9wERaVqbpQPerlJOiuxwg8vynhK/+JSrwVyJbPoeNhqSJd55taRoW9AvEKloqxDV PqEtXiGvb6w8Tdkigzb8ofFKalHrHCSgR0JdfBIV0AeATNjp3crZfjybMgP5h3VK1mSC 1rOdFU534wIebZF0ewr9sqprdxHI22IyHzi1YvJZkCksa997SOQEqPRJqysrhLxWL9Wr KWV4703xWQL2st7pku2rWCDlZYDLt7kxQp1Ryw5SwF0+RbxpOYuslJljFEPcslx8Y7N6 GGnoHskSP9QnoO8WjcpSJqSQb8cpeEoDn6kj0QnIcfvEb1tl1Qyde0t/QwGE4nJ8ZRJ6 2/dQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=YEcd6O9Sh1eSg86rORXukXFs4VJdNv1Q5+OM1Lbe3Bo=; b=wzuyvyEa476DVrs1tibZWKVQC7Wgbc80QYWKW6l5Gg/bFc2ehvudyWfAO0JGiumpVg phZwxT2UI1pbMY/nWUzvU3+6u/K2rt2I0y2KHiKJAZkdifmhhlEBuK7dxng7+G0qGGQK wR5ZvJ6Eezuqq8TSMWMXskGTkClEnxzFpu3yVrbRr9MpbmpfLFWR/EIP0Smpe3EUnOwS wQcbdPjK1WJTGQ/aRRqgVFx/fxiE57RrzPhOBrDBgRlf4nzWz9pU3ZG4lfzd5c1Swij2 7ohq6ZQKUlKTuFDfpf+mmVHj+k9V1GTE9xPCI7ICd6g7jx7jVcgbvd/QglaskDf6lo2v bSpw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.b=eub8HkGd; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w13si4383486pgm.687.2017.08.07.01.18.33; Mon, 07 Aug 2017 01:18:33 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.b=eub8HkGd; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752605AbdHGIS3 (ORCPT + 25 others); Mon, 7 Aug 2017 04:18:29 -0400 Received: from mail-pg0-f43.google.com ([74.125.83.43]:35901 "EHLO mail-pg0-f43.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752293AbdHGINv (ORCPT ); Mon, 7 Aug 2017 04:13:51 -0400 Received: by mail-pg0-f43.google.com with SMTP id v77so31252932pgb.3 for ; Mon, 07 Aug 2017 01:13:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=YEcd6O9Sh1eSg86rORXukXFs4VJdNv1Q5+OM1Lbe3Bo=; b=eub8HkGdIZ237iwPNdlIKG8PnwBke6lWD3HwrbbwTvjDa/UbI5Rz0GJj9NaMNMDgGc ZmZiOMXyIaNSJ9PkWRjhf1vfPiEu94iSE5WRtjN2biFJ8sLKICI81ou7pbR6sl/PaaxS 0JjSlrnkzGrrbhjy3njqzYVPFNoW3cVOGY9cQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=YEcd6O9Sh1eSg86rORXukXFs4VJdNv1Q5+OM1Lbe3Bo=; b=QeBwBk/+lZJNjF6HUt0391EDvm5ZLS645/livG31kbPcBQG1WV0tWtjeHibqfnozkY NZu5wJr33zF9KQEKsAEu4LubleEbMdAa5ChYDwfHwC3Qi1/55jTs0OVGWEPTFHMIHVOF +nil2TiP03QlVp6KVzKfv/ynGT5Hqub+miTl0yLeT6pbafZhxlzNqvYMxJ0Nq9sbtbCH 5S3LO4zLiKfTrI70FAA7PT5WMRQDjNEybjuQTMAId/FPLSXJDFQhuOccZYJ7FfG10QAq bIkLEeAPM5sxDsryv5ZxLiqqaP/yeiLo/bo1A2NafLyItWTQVALF8d7ANEWtqittokI6 /YDQ== X-Gm-Message-State: AIVw112eg+JPP5ZRQTwxacGyzBfOmB7J8NlIXRxsDtnGxG5W2oqVzw/I kuz7gkXdGTGq2kK60Qlqsg== X-Received: by 10.98.133.134 with SMTP id m6mr11002782pfk.97.1502093631463; Mon, 07 Aug 2017 01:13:51 -0700 (PDT) Received: from docularxu-ThinkPad-T440p.219.146.1.66 ([45.56.159.229]) by smtp.gmail.com with ESMTPSA id x25sm13597521pfk.80.2017.08.07.01.13.45 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 07 Aug 2017 01:13:50 -0700 (PDT) From: Guodong Xu To: xuwei5@hisilicon.com, robh+dt@kernel.org, mark.rutland@arm.com, catalin.marinas@arm.com, will.deacon@arm.com, keescook@chromium.org, anton@enomsg.org, ccross@android.com, tony.luck@intel.com Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Leo Yan Subject: [PATCH 2/7] arm64: dts: hi3660: add L2 cache topology Date: Mon, 7 Aug 2017 16:13:20 +0800 Message-Id: <20170807081325.11406-3-guodong.xu@linaro.org> X-Mailer: git-send-email 2.10.2 In-Reply-To: <20170807081325.11406-1-guodong.xu@linaro.org> References: <20170807081325.11406-1-guodong.xu@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Leo Yan This patch adds the L2 cache topology on 96boards Hikey960. Signed-off-by: Leo Yan --- arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) -- 2.10.2 diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi index 8921310..1cdd03b 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi @@ -58,6 +58,7 @@ device_type = "cpu"; reg = <0x0 0x0>; enable-method = "psci"; + next-level-cache = <&A53_L2>; cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP_0>; }; @@ -66,6 +67,7 @@ device_type = "cpu"; reg = <0x0 0x1>; enable-method = "psci"; + next-level-cache = <&A53_L2>; cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP_0>; }; @@ -74,6 +76,7 @@ device_type = "cpu"; reg = <0x0 0x2>; enable-method = "psci"; + next-level-cache = <&A53_L2>; cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP_0>; }; @@ -82,6 +85,7 @@ device_type = "cpu"; reg = <0x0 0x3>; enable-method = "psci"; + next-level-cache = <&A53_L2>; cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP_0>; }; @@ -90,6 +94,7 @@ device_type = "cpu"; reg = <0x0 0x100>; enable-method = "psci"; + next-level-cache = <&A73_L2>; cpu-idle-states = < &CPU_NAP &CPU_SLEEP @@ -102,6 +107,7 @@ device_type = "cpu"; reg = <0x0 0x101>; enable-method = "psci"; + next-level-cache = <&A73_L2>; cpu-idle-states = < &CPU_NAP &CPU_SLEEP @@ -114,6 +120,7 @@ device_type = "cpu"; reg = <0x0 0x102>; enable-method = "psci"; + next-level-cache = <&A73_L2>; cpu-idle-states = < &CPU_NAP &CPU_SLEEP @@ -126,6 +133,7 @@ device_type = "cpu"; reg = <0x0 0x103>; enable-method = "psci"; + next-level-cache = <&A73_L2>; cpu-idle-states = < &CPU_NAP &CPU_SLEEP @@ -171,6 +179,14 @@ min-residency-us = <20000>; }; }; + + A53_L2: l2-cache0 { + compatible = "cache"; + }; + + A73_L2: l2-cache1 { + compatible = "cache"; + }; }; gic: interrupt-controller@e82b0000 {