From patchwork Thu Jun 15 03:04:01 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Guodong Xu X-Patchwork-Id: 105613 Delivered-To: patch@linaro.org Received: by 10.140.91.77 with SMTP id y71csp595401qgd; Wed, 14 Jun 2017 20:05:53 -0700 (PDT) X-Received: by 10.84.232.198 with SMTP id x6mr3690927plm.245.1497495953298; Wed, 14 Jun 2017 20:05:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1497495953; cv=none; d=google.com; s=arc-20160816; b=KUGtDb/9cmBuX8+b3BDb8K4a194bQxinjU4d11JZWagoDNZvuUfu+o8hGov8Ct6EoT vIPVv98022mELkRVc8aUJ0VxLkHdZGF2tdybDfQkWPb4HalvJk9j94GO9bIntPELTZx4 XILIdMv7uXQjWDuSl+osTeSjB8z/17IO/Rzq5eTh0gCzihbcstoHgK0ueB+7hedQb1jL V21M/8W7x4jkKygwq7IOmH+0nyS/7D9YMxc+qe/DSpi1PqiuSolQgHGLQRVnCsigKvPx Bz0dIWwyccM8cEo24nTKdGEwYtuu6/dk2ZZQZtp61n0GDeWod3nCxX2IoYSyRUXynrYE iPXg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=ul+jIYS9zefvFMxkQRMDVPRk1uWmId5S9u83A9wML8Y=; b=B90RIe7o5rwjE93/mYihr4TSSzyo7TwtuhhwDcw9TJKzgBfon0KVgrt6VYZvM3+l9S QiQHRpP8nTkEmMYJtLE/vw15qIkX4uisjLPrVxUSg5XijjQAHx2MVFdMKJzdQFxBKjxk MZVKS0FSnI+IHgy0wR305tqgJ0y1cbJ5xjBPFuaoPJVbpHPy5iA//ORrQZ7B/DdXtLHm q+QU23FDibYEcBe+/oDZ//jJ7m0q0JWC0TY0Vlv28JFNqbHm5ecP21vx0FJG3dPG+JXq xWZS49AHtDlS932xzzuAbqMfM4qighk8fiUlzJOihEQszKEUtBQ7+PHxOGpfC5ysymcX 2Mxg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.b=TWgO4EwB; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e6si1293791plk.0.2017.06.14.20.05.53; Wed, 14 Jun 2017 20:05:53 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.b=TWgO4EwB; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752541AbdFODFi (ORCPT + 25 others); Wed, 14 Jun 2017 23:05:38 -0400 Received: from mail-pf0-f179.google.com ([209.85.192.179]:36129 "EHLO mail-pf0-f179.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752503AbdFODFe (ORCPT ); Wed, 14 Jun 2017 23:05:34 -0400 Received: by mail-pf0-f179.google.com with SMTP id x63so1351654pff.3 for ; Wed, 14 Jun 2017 20:05:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=ul+jIYS9zefvFMxkQRMDVPRk1uWmId5S9u83A9wML8Y=; b=TWgO4EwBHx4r/WLAY1e3JkKCK1kmQRcIcoa3rsxATLpgeZCwzIN+ceGzZqg7AcA7mG LHWTL3Eo9X7Lrvoo4OjNjXzW3CKJsd4qsRUF6jtmFMrGWNmdJ3m1T0wLW5qh+0rE7iRK qFrMLv2L13gbfTEbNCW7R0jm0Meae1BlZZ8r8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=ul+jIYS9zefvFMxkQRMDVPRk1uWmId5S9u83A9wML8Y=; b=oy9Fopsj9EZ33Tffej/G+/FY03Ya/nvDDDG8zh0UmawUbK5lJnKvvyDnm4BbwnCguG sUsxGe0aW9h3vV1V8FTrPREEb8C5S6DAtPQim9RtKhD7ZA9A4RE3sSq1Sp6vWdcvhkE7 ObCbSTVJbU8Zis3ZnFvdb5+/tiCrE+r+wCetawvut0L15GKiNbyC1wU8Xh9+0vSQ7Iz3 UIN6bAYRqIHj1Z9c32Yk9m9yTF2QZjNUbwb6BspQmHgx0GAn/cGUmdLzMH2MKcl/1iEK BCcRvS/XGVSQE/WxYe4PwINXMB/NZCYyKu09UiT37otYQPh+tWc3/ea6vkeWCxu/FrGM LKWQ== X-Gm-Message-State: AKS2vOycp12/GJoJgSBLaYxnEqOdXSUZ6eWODPXjLdObRDQ6fSn3BiJ7 dABZYpuTCXyeYGeh X-Received: by 10.84.177.131 with SMTP id x3mr3614973plb.39.1497495934281; Wed, 14 Jun 2017 20:05:34 -0700 (PDT) Received: from localhost.localdomain ([45.56.159.17]) by smtp.gmail.com with ESMTPSA id y65sm2156656pgd.33.2017.06.14.20.05.26 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 14 Jun 2017 20:05:33 -0700 (PDT) From: Guodong Xu To: lee.jones@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, xuwei5@hisilicon.com, catalin.marinas@arm.com, will.deacon@arm.com, lgirdwood@gmail.com, broonie@kernel.org, khilman@baylibre.com, arnd@arndb.de, gregory.clement@free-electrons.com, horms+renesas@verge.net.au, olof@lixom.net, thomas.petazzoni@free-electrons.com, yamada.masahiro@socionext.com, riku.voipio@linaro.org, treding@nvidia.com, krzk@kernel.org, eric@anholt.net, damm+renesas@opensource.se, ard.biesheuvel@linaro.org, linus.walleij@linaro.org, geert+renesas@glider.be Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, hw.wangxiaoyin@hisilicon.com, Zhangfei Gao Subject: [PATCH v4 04/20] arm64: dts: hi3660: add resources for clock and reset Date: Thu, 15 Jun 2017 11:04:01 +0800 Message-Id: <20170615030417.14059-5-guodong.xu@linaro.org> X-Mailer: git-send-email 2.10.2 In-Reply-To: <20170615030417.14059-1-guodong.xu@linaro.org> References: <20170615030417.14059-1-guodong.xu@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Zhangfei Gao Add some resource nodes for clock and reset Signed-off-by: Zhangfei Gao Acked-by: Rob Herring --- arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 53 +++++++++++++++++++++++++++---- 1 file changed, 46 insertions(+), 7 deletions(-) -- 2.10.2 diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi index 3983086..f55710a 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi @@ -5,6 +5,7 @@ */ #include +#include / { compatible = "hisilicon,hi3660"; @@ -141,18 +142,56 @@ #size-cells = <2>; ranges; - fixed_uart5: fixed_19_2M { - compatible = "fixed-clock"; - #clock-cells = <0>; - clock-frequency = <19200000>; - clock-output-names = "fixed:uart5"; + crg_ctrl: crg_ctrl@fff35000 { + compatible = "hisilicon,hi3660-crgctrl", "syscon"; + reg = <0x0 0xfff35000 0x0 0x1000>; + #clock-cells = <1>; }; - uart5: uart@fdf05000 { + crg_rst: crg_rst_controller { + compatible = "hisilicon,hi3660-reset"; + #reset-cells = <2>; + hisi,rst-syscon = <&crg_ctrl>; + }; + + + pctrl: pctrl@e8a09000 { + compatible = "hisilicon,hi3660-pctrl", "syscon"; + reg = <0x0 0xe8a09000 0x0 0x2000>; + #clock-cells = <1>; + }; + + pmuctrl: crg_ctrl@fff34000 { + compatible = "hisilicon,hi3660-pmuctrl", "syscon"; + reg = <0x0 0xfff34000 0x0 0x1000>; + #clock-cells = <1>; + }; + + sctrl: sctrl@fff0a000 { + compatible = "hisilicon,hi3660-sctrl", "syscon"; + reg = <0x0 0xfff0a000 0x0 0x1000>; + #clock-cells = <1>; + }; + + iomcu: iomcu@ffd7e000 { + compatible = "hisilicon,hi3660-iomcu", "syscon"; + reg = <0x0 0xffd7e000 0x0 0x1000>; + #clock-cells = <1>; + + }; + + iomcu_rst: reset { + compatible = "hisilicon,hi3660-reset"; + hisi,rst-syscon = <&iomcu>; + #reset-cells = <2>; + }; + + uart5: serial@fdf05000 { compatible = "arm,pl011", "arm,primecell"; reg = <0x0 0xfdf05000 0x0 0x1000>; interrupts = ; - clocks = <&fixed_uart5 &fixed_uart5>; + clocks = <&crg_ctrl HI3660_CLK_GATE_UART5>, + <&crg_ctrl HI3660_CLK_GATE_UART5>; clock-names = "uartclk", "apb_pclk"; status = "disabled"; };