From patchwork Tue Oct 18 01:56:19 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Stephen Boyd X-Patchwork-Id: 77892 Delivered-To: patch@linaro.org Received: by 10.140.97.247 with SMTP id m110csp656807qge; Mon, 17 Oct 2016 18:57:52 -0700 (PDT) X-Received: by 10.98.32.82 with SMTP id g79mr698528pfg.142.1476755872912; Mon, 17 Oct 2016 18:57:52 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id fg17si10173607pac.3.2016.10.17.18.57.52; Mon, 17 Oct 2016 18:57:52 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1757771AbcJRB5k (ORCPT + 27 others); Mon, 17 Oct 2016 21:57:40 -0400 Received: from mail-pa0-f53.google.com ([209.85.220.53]:33489 "EHLO mail-pa0-f53.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932955AbcJRB4q (ORCPT ); Mon, 17 Oct 2016 21:56:46 -0400 Received: by mail-pa0-f53.google.com with SMTP id vu5so66504849pab.0 for ; Mon, 17 Oct 2016 18:56:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=AG3CCW5r8x+V7H6cTygAfVdtHDxr8JOYjm+n3R2gUro=; b=b3N5Hh60CMHEQGuq2gPLokB6tf7B8NucB168twfUpAeiz+H0dSaC9HtI3lCDsgH7qI +IWaCJwGJlJ/cUAcxNYPV64m5zD8+2OKv2XkTvbo9lT/H5LucpJh1HwgTMPA0kpwKGIq 6vY8YUfxgHeaRH0tOcUpM+PQlRm/GhBlI+oh8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=AG3CCW5r8x+V7H6cTygAfVdtHDxr8JOYjm+n3R2gUro=; b=nAD45uWt5Goch+4QDDm+9vk+4Hp67RUsKj0PCqJ6i+HVpWeEKJXAUdMwtsir9NOox1 btQX0sZa0YUBdZdZA/zpCfVRY1JIT3AgtCNKNzpMC9JqGoV/s1dq+us2aN5UAhbp2GK+ 8y4QaNjhvBzOAzj8eXa69FvhZcsCU/x9tKKNbP/LOdqun26pNgHv/wE/c17wC52nE4Gj 0I/AnMvlHZtaSm5P6v8EdhtkeaiIk93YC811JX7rNsFLpGBbzp2h7cQaRQGcpTFFr2fG eVKI0EVuxQrEwQzCKBD8BxGM1ILMJVWEIaPlgANfceL+6WaVUikvqx3Bf/yHlD4HUaGY Ib5w== X-Gm-Message-State: AA6/9RntyCrq2eFzkYvsDzRXJadZVjrHL+Xk+2i8j+4AtpLyXC768t6+jnLYjGUCIek+ke48 X-Received: by 10.66.2.161 with SMTP id 1mr544454pav.199.1476755805623; Mon, 17 Oct 2016 18:56:45 -0700 (PDT) Received: from localhost.localdomain (i-global254.qualcomm.com. [199.106.103.254]) by smtp.gmail.com with ESMTPSA id j6sm51020430paa.44.2016.10.17.18.56.44 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 17 Oct 2016 18:56:45 -0700 (PDT) From: Stephen Boyd To: linux-usb@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Andy Gross , Bjorn Andersson , Neil Armstrong , Arnd Bergmann , Felipe Balbi , Peter Chen , Greg Kroah-Hartman Subject: [PATCH v5 06/23] usb: chipidea: Add platform flag for wrapper phy management Date: Mon, 17 Oct 2016 18:56:19 -0700 Message-Id: <20161018015636.11701-7-stephen.boyd@linaro.org> X-Mailer: git-send-email 2.10.0.297.gf6727b0 In-Reply-To: <20161018015636.11701-1-stephen.boyd@linaro.org> References: <20161018015636.11701-1-stephen.boyd@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The ULPI phy on qcom platforms needs to be initialized and powered on after a USB reset and before we toggle the run/stop bit. Otherwise, the phy locks up and doesn't work properly. Therefore, add a flag to skip any phy power management in the core layer, leaving it up to the glue driver to manage. Acked-by: Peter Chen Cc: Greg Kroah-Hartman Signed-off-by: Stephen Boyd --- drivers/usb/chipidea/core.c | 6 ++++++ include/linux/usb/chipidea.h | 1 + 2 files changed, 7 insertions(+) -- 2.10.0.297.gf6727b0 diff --git a/drivers/usb/chipidea/core.c b/drivers/usb/chipidea/core.c index 01390e02ee53..532085a096d9 100644 --- a/drivers/usb/chipidea/core.c +++ b/drivers/usb/chipidea/core.c @@ -361,6 +361,9 @@ static int _ci_usb_phy_init(struct ci_hdrc *ci) */ static void ci_usb_phy_exit(struct ci_hdrc *ci) { + if (ci->platdata->flags & CI_HDRC_OVERRIDE_PHY_CONTROL) + return; + if (ci->phy) { phy_power_off(ci->phy); phy_exit(ci->phy); @@ -379,6 +382,9 @@ static int ci_usb_phy_init(struct ci_hdrc *ci) { int ret; + if (ci->platdata->flags & CI_HDRC_OVERRIDE_PHY_CONTROL) + return 0; + switch (ci->platdata->phy_mode) { case USBPHY_INTERFACE_MODE_UTMI: case USBPHY_INTERFACE_MODE_UTMIW: diff --git a/include/linux/usb/chipidea.h b/include/linux/usb/chipidea.h index f9be467d6695..d07b162073f7 100644 --- a/include/linux/usb/chipidea.h +++ b/include/linux/usb/chipidea.h @@ -57,6 +57,7 @@ struct ci_hdrc_platform_data { #define CI_HDRC_OVERRIDE_AHB_BURST BIT(9) #define CI_HDRC_OVERRIDE_TX_BURST BIT(10) #define CI_HDRC_OVERRIDE_RX_BURST BIT(11) +#define CI_HDRC_OVERRIDE_PHY_CONTROL BIT(12) /* Glue layer manages phy */ enum usb_dr_mode dr_mode; #define CI_HDRC_CONTROLLER_RESET_EVENT 0 #define CI_HDRC_CONTROLLER_STOPPED_EVENT 1