From patchwork Mon Oct 13 19:36:18 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Felipe Balbi X-Patchwork-Id: 38683 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f71.google.com (mail-la0-f71.google.com [209.85.215.71]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 983572039B for ; Mon, 13 Oct 2014 19:36:32 +0000 (UTC) Received: by mail-la0-f71.google.com with SMTP id gi9sf4553645lab.2 for ; Mon, 13 Oct 2014 12:36:31 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:date:from:to:cc:subject:message-id :reply-to:references:mime-version:content-type:content-disposition :in-reply-to:user-agent:sender:precedence:list-id:x-original-sender :x-original-authentication-results:mailing-list:list-post:list-help :list-archive:list-unsubscribe; bh=5ILfWOJi6Pr0/7thGcViWDVXPalL7rXN3oNBNNR8/hc=; b=MMRqHHyoRog2yBy4lIYsIcjM91aPyvjv25nKaceb53mHXzvYjAcezvnTlv3YFW8qcs GgK9cBy9TpSIwTNnK8aPM9fGgi96x855skOc9M7QGiUz/9OHtMA+hMmsIgrtMulmISUq 6UPMmXPOjKm1pk9khFDtxK0CVMbhczEUv6941YMTJ5cVwmgqgMfdcAseYM05/s+Md22q a5cQ3nklCleeV7NZeVlLFnpEospCYFzJObWnN8b3arw6DXfdHUob6iDI7TBcW/FA2ZF2 iLXDYHoCITWPJztvDrWCPgQSrO8RfC51Rp3DaKHIom9GCK12cdwXl4wOOwgwOVZibBqV lBYA== X-Gm-Message-State: ALoCoQluKu1PP56lSz72OLuSRM5PgtXGQmLsro+azxxbyWphjnfFNLxMVboe+W6BjC6lNFeHeDlz X-Received: by 10.180.89.196 with SMTP id bq4mr179751wib.0.1413228991241; Mon, 13 Oct 2014 12:36:31 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.224.161 with SMTP id rd1ls503600lac.95.gmail; Mon, 13 Oct 2014 12:36:31 -0700 (PDT) X-Received: by 10.112.47.132 with SMTP id d4mr666379lbn.64.1413228991084; Mon, 13 Oct 2014 12:36:31 -0700 (PDT) Received: from mail-la0-f49.google.com (mail-la0-f49.google.com [209.85.215.49]) by mx.google.com with ESMTPS id r2si23586997lbl.90.2014.10.13.12.36.30 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 13 Oct 2014 12:36:30 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.49 as permitted sender) client-ip=209.85.215.49; Received: by mail-la0-f49.google.com with SMTP id q1so7130941lam.8 for ; Mon, 13 Oct 2014 12:36:30 -0700 (PDT) X-Received: by 10.152.29.8 with SMTP id f8mr681918lah.56.1413228990784; Mon, 13 Oct 2014 12:36:30 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.84.229 with SMTP id c5csp277840lbz; Mon, 13 Oct 2014 12:36:28 -0700 (PDT) X-Received: by 10.68.89.3 with SMTP id bk3mr167585pbb.73.1413228987334; Mon, 13 Oct 2014 12:36:27 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g3si11128321pat.126.2014.10.13.12.36.26 for ; Mon, 13 Oct 2014 12:36:27 -0700 (PDT) Received-SPF: none (google.com: linux-gpio-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753201AbaJMTg0 (ORCPT ); Mon, 13 Oct 2014 15:36:26 -0400 Received: from arroyo.ext.ti.com ([192.94.94.40]:48451 "EHLO arroyo.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753170AbaJMTgZ (ORCPT ); Mon, 13 Oct 2014 15:36:25 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by arroyo.ext.ti.com (8.13.7/8.13.7) with ESMTP id s9DJaNHm031595; Mon, 13 Oct 2014 14:36:23 -0500 Received: from DFLE73.ent.ti.com (dfle73.ent.ti.com [128.247.5.110]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id s9DJaNDU000713; Mon, 13 Oct 2014 14:36:23 -0500 Received: from dflp33.itg.ti.com (10.64.6.16) by DFLE73.ent.ti.com (128.247.5.110) with Microsoft SMTP Server id 14.3.174.1; Mon, 13 Oct 2014 14:36:23 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp33.itg.ti.com (8.14.3/8.13.8) with ESMTP id s9DJaM1j020401; Mon, 13 Oct 2014 14:36:23 -0500 Date: Mon, 13 Oct 2014 14:36:18 -0500 From: Felipe Balbi To: Felipe Balbi CC: David Cohen , , , , Subject: Re: [PATCH] pinctrl: baytrail: show output gpio state correctly on Intel Baytrail Message-ID: <20141013193618.GD29810@saruman> Reply-To: References: <1412355319-18946-1-git-send-email-david.a.cohen@linux.intel.com> <1413224639-21552-1-git-send-email-david.a.cohen@linux.intel.com> <20141013191405.GB29810@saruman> <20141013192404.GB4034@psi-dev26.jf.intel.com> <20141013192632.GC29810@saruman> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20141013192632.GC29810@saruman> User-Agent: Mutt/1.5.23 (2014-03-12) Sender: linux-gpio-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-gpio@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: balbi@ti.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.49 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , On Mon, Oct 13, 2014 at 02:26:32PM -0500, Felipe Balbi wrote: > Hi, > > On Mon, Oct 13, 2014 at 12:24:04PM -0700, David Cohen wrote: > > On Mon, Oct 13, 2014 at 02:14:05PM -0500, Felipe Balbi wrote: > > > On Mon, Oct 13, 2014 at 11:23:59AM -0700, David Cohen wrote: > > > > Even if a gpio pin is set to output, we still need to set INPUT_EN bit > > > > > > here you say you're setting that bit. > > > > > > > to be able to read its value. Without this change, we'll always read low > > > > level state. > > > > > > > > Cc: # v3.14+ > > > > Signed-off-by: David Cohen > > > > --- > > > > > > > > Hi, > > > > > > > > I'm resending same v1 patch but now copying linux stable and linux gpio. > > > > This patch is meant for all linux stable trees >= v3.14. > > > > > > > > Br, David > > > > --- > > > > > > > > drivers/pinctrl/pinctrl-baytrail.c | 2 +- > > > > 1 file changed, 1 insertion(+), 1 deletion(-) > > > > > > > > diff --git a/drivers/pinctrl/pinctrl-baytrail.c b/drivers/pinctrl/pinctrl-baytrail.c > > > > index e12e5b07f6d7..c23d8ded936d 100644 > > > > --- a/drivers/pinctrl/pinctrl-baytrail.c > > > > +++ b/drivers/pinctrl/pinctrl-baytrail.c > > > > @@ -318,7 +318,7 @@ static int byt_gpio_direction_output(struct gpio_chip *chip, > > > > "Potential Error: Setting GPIO with direct_irq_en to output"); > > > > > > > > reg_val = readl(reg) | BYT_DIR_MASK; > > > > - reg_val &= ~BYT_OUTPUT_EN; > > > > + reg_val &= ~(BYT_OUTPUT_EN | BYT_INPUT_EN); > > > > > > but code is clearing it. Also, you're not patching byt_gpio_get(), so > > > you can't be 'reading its value' either. Quite frankly, this looks very > > > fishy to me. Comments on BYT_OUTPUT_EN and BYT_INPUT_EN states that > > > those bits are active low, meaning that clearing them enables that > > > particular feature. > > > > > > How can you enable a pin to be both OUTPUT and INPUT ? Look like what > > > you really want is: > > > > > > diff --git a/drivers/pinctrl/pinctrl-baytrail.c b/drivers/pinctrl/pinctrl-baytrail.c > > > index e12e5b0..69f882d 100644 > > > --- a/drivers/pinctrl/pinctrl-baytrail.c > > > +++ b/drivers/pinctrl/pinctrl-baytrail.c > > > @@ -290,6 +290,7 @@ static int byt_gpio_direction_input(struct gpio_chip *chip, unsigned offset) > > > > > > value = readl(reg) | BYT_DIR_MASK; > > > value &= ~BYT_INPUT_EN; /* active low */ > > > + value |= BYT_OUTPUT_EN; /* disable output */ > > > writel(value, reg); > > > > > > spin_unlock_irqrestore(&vg->lock, flags); > > > @@ -319,6 +320,7 @@ static int byt_gpio_direction_output(struct gpio_chip *chip, > > > > > > reg_val = readl(reg) | BYT_DIR_MASK; > > > reg_val &= ~BYT_OUTPUT_EN; > > > + value |= BYT_INPUT_EN; /* disable input */ > > > > > > if (value) > > > writel(reg_val | BYT_LEVEL, reg); > > > > > > completely untested however. Care to further explain why clearing both > > > bits - thus enabling both INPUT and OUTPUT - is correct ? > > > > Actually I really meant what I sent, but perhaps I misspoke during > > explanation. We need to clear the bit to enable the functionality. > > > > !BYT_INPUT_EN allows us to read the value. !BYT_OUTPUT_EN allows us to > > set a value. If we want to set a value (acting as output) and still be > > able to read via sysfs, we need to set both functionality (i.e. clear > > both bits). > > > > I'll resend the patch with a better comment. > > Alright, just make sure that exposing a pin through sysfs and making it > output high, then later switching it to input works. It looks like > byt_gpio_direction_input() still needs to make sure OUTPUT is set. I also noticed that this is missing: (also untested) ps: is BayTrail documentation available publicly ? diff --git a/drivers/pinctrl/pinctrl-baytrail.c b/drivers/pinctrl/pinctrl-baytrail.c index e12e5b0..7db5ab9 100644 --- a/drivers/pinctrl/pinctrl-baytrail.c +++ b/drivers/pinctrl/pinctrl-baytrail.c @@ -614,3 +614,9 @@ static int __init byt_gpio_init(void) } subsys_initcall(byt_gpio_init); + +static void __exit byt_gpio_exit(void) +{ + platform_driver_unregister(&byt_gpio_driver); +} +module_exit(byt_gpio_exit);