From patchwork Fri Jun 14 14:08:02 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: John Garry X-Patchwork-Id: 166817 Delivered-To: patch@linaro.org Received: by 2002:a92:4782:0:0:0:0:0 with SMTP id e2csp2111652ilk; Fri, 14 Jun 2019 07:09:44 -0700 (PDT) X-Google-Smtp-Source: APXvYqyX4LzG+m/rY1Q+T/t7uHuxGR1YOIw5eaF+0s2SjpAClT0i7qdyFFCBeDvjW8BE78YS14K0 X-Received: by 2002:a17:90a:cb87:: with SMTP id a7mr11750963pju.130.1560521384341; Fri, 14 Jun 2019 07:09:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1560521384; cv=none; d=google.com; s=arc-20160816; b=v4IWQgylIuKBDAYOFCkofr4LQunP2WyGBYdj+whP2bITUiZfKMkTXoU6gBZ4uMdAd7 9kmGCOaCjQCmR/H0qXei+YU3naJCkBR5HRIBJF6aMcI5gJVS4vRAEI4y8mz5atoNViEa NpSk0gH5zIPICpP2YFRWIIYJ7qX6sHqQv2QOwebHDWrFhtn/jGrCY/mkeKFKhj2Uk26i eeCmGSVZA9JnrrzOzJF0aDMudhjzj4FmY20P5GNuBRtYOVLkfvuRnFK0n2+otAA2wlbi XsvBjcHxzkvpKl76t7eOIb7kBWasz1bEmEStHmFyQjIH+m1y6J3Obo1cD+AszCXUUrlh 0Pfw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=qBTi/NbeZw/a6LYSKl+ZsYkhjRm9ggdYfb7/9d4XIuk=; b=jtgCG4wxzoHm7LYL3Ka/vhc9zWSWGb/XCDNYQUoJ9RAGLKYkjikAYmdHXbLeoEhD/I FCgPnh71zoWXADHzoCo3qXqdSptrRevs1UlUPni8e86PINuRfUsJX0/3EWjcPra1qygE lN2cmu2/2EI691Bh2UFi0rq+D+v86CKP/pmougP8kQt9499OPfOLKGEYU9HOvP7Ytu8z gQXnyaVFvquZIDq8ofzJLDlnb7nxbUytAiz1JDFRW96tkxt837kap6u5L3NTNjjizchZ KgNCdxvHpmCxYj5n2CUMHUgIckBnXAiJhcOdcEUCmOb3WuH85tmSfebn5gy/ZaPwMT1C 7t9w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a10si2523399pff.277.2019.06.14.07.09.44; Fri, 14 Jun 2019 07:09:44 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728853AbfFNOJn (ORCPT + 16 others); Fri, 14 Jun 2019 10:09:43 -0400 Received: from szxga04-in.huawei.com ([45.249.212.190]:18575 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1728764AbfFNOJg (ORCPT ); Fri, 14 Jun 2019 10:09:36 -0400 Received: from DGGEMS401-HUB.china.huawei.com (unknown [172.30.72.58]) by Forcepoint Email with ESMTP id D5F4B8F76EC02D1F2677; Fri, 14 Jun 2019 22:09:34 +0800 (CST) Received: from localhost.localdomain (10.67.212.75) by DGGEMS401-HUB.china.huawei.com (10.3.19.201) with Microsoft SMTP Server id 14.3.439.0; Fri, 14 Jun 2019 22:09:23 +0800 From: John Garry To: , , , , , , , , , , , , CC: , , , , "John Garry" Subject: [PATCH v2 4/5] perf jevents: Add support for Hisi hip08 HHA PMU aliasing Date: Fri, 14 Jun 2019 22:08:02 +0800 Message-ID: <1560521283-73314-5-git-send-email-john.garry@huawei.com> X-Mailer: git-send-email 2.8.1 In-Reply-To: <1560521283-73314-1-git-send-email-john.garry@huawei.com> References: <1560521283-73314-1-git-send-email-john.garry@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.67.212.75] X-CFilter-Loop: Reflected Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add support for Hisi hip08 HHA PMU aliasing. The kernel driver is in drivers/perf/hisilicon/hisi_uncore_hha_pmu.c Signed-off-by: John Garry --- .../arm64/hisilicon/hip08/uncore-hha.json | 51 +++++++++++++++++++ tools/perf/pmu-events/jevents.c | 1 + 2 files changed, 52 insertions(+) create mode 100644 tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-hha.json -- 2.17.1 diff --git a/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-hha.json b/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-hha.json new file mode 100644 index 000000000000..447d3064de90 --- /dev/null +++ b/tools/perf/pmu-events/arch/arm64/hisilicon/hip08/uncore-hha.json @@ -0,0 +1,51 @@ +[ + { + "EventCode": "0x00", + "EventName": "uncore_hisi_hha.rx_ops_num", + "BriefDescription": "The number of all operations received by the HHA", + "PublicDescription": "The number of all operations received by the HHA", + "Unit": "hisi_sccl,hha", + }, + { + "EventCode": "0x01", + "EventName": "uncore_hisi_hha.rx_outer", + "BriefDescription": "The number of all operations received by the HHA from another socket", + "PublicDescription": "The number of all operations received by the HHA from another socket", + "Unit": "hisi_sccl,hha", + }, + { + "EventCode": "0x02", + "EventName": "uncore_hisi_hha.rx_sccl", + "BriefDescription": "The number of all operations received by the HHA from another SCCL in this socket", + "PublicDescription": "The number of all operations received by the HHA from another SCCL in this socket", + "Unit": "hisi_sccl,hha", + }, + { + "EventCode": "0x1c", + "EventName": "uncore_hisi_hha.rd_ddr_64b", + "BriefDescription": "The number of read operations sent by HHA to DDRC which size is 64 bytes", + "PublicDescription": "The number of read operations sent by HHA to DDRC which size is 64bytes", + "Unit": "hisi_sccl,hha", + }, + { + "EventCode": "0x1d", + "EventName": "uncore_hisi_hha.wr_dr_64b", + "BriefDescription": "The number of write operations sent by HHA to DDRC which size is 64 bytes", + "PublicDescription": "The number of write operations sent by HHA to DDRC which size is 64 bytes", + "Unit": "hisi_sccl,hha", + }, + { + "EventCode": "0x1e", + "EventName": "uncore_hisi_hha.rd_ddr_128b", + "BriefDescription": "The number of read operations sent by HHA to DDRC which size is 128 bytes", + "PublicDescription": "The number of read operations sent by HHA to DDRC which size is 128 bytes", + "Unit": "hisi_sccl,hha", + }, + { + "EventCode": "0x1f", + "EventName": "uncore_hisi_hha.wr_ddr_128b", + "BriefDescription": "The number of write operations sent by HHA to DDRC which size is 128 bytes", + "PublicDescription": "The number of write operations sent by HHA to DDRC which size is 128 bytes", + "Unit": "hisi_sccl,hha", + }, +] diff --git a/tools/perf/pmu-events/jevents.c b/tools/perf/pmu-events/jevents.c index cf9a60333554..909e53e3b5bd 100644 --- a/tools/perf/pmu-events/jevents.c +++ b/tools/perf/pmu-events/jevents.c @@ -237,6 +237,7 @@ static struct map { { "CPU-M-SF", "cpum_sf" }, { "UPI LL", "uncore_upi" }, { "hisi_sccl,ddrc", "hisi_sccl,ddrc" }, + { "hisi_sccl,hha", "hisi_sccl,hha" }, {} };