From patchwork Fri May 24 10:25:28 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dave Martin X-Patchwork-Id: 165097 Delivered-To: patch@linaro.org Received: by 2002:a92:9e1a:0:0:0:0:0 with SMTP id q26csp3384309ili; Fri, 24 May 2019 03:26:31 -0700 (PDT) X-Google-Smtp-Source: APXvYqxYdhhD/fcVTfeM6rde95UZaAR4i9lxGaFPSHEqE6p5JFyyUIoyH5KEgCg12jzktp3N9a0x X-Received: by 2002:a17:90a:7305:: with SMTP id m5mr7770129pjk.84.1558693591146; Fri, 24 May 2019 03:26:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1558693591; cv=none; d=google.com; s=arc-20160816; b=yIboMuU3fG52/PbS+4b5pFrLHzYzaTyuEy86EK2fb4F3eBMunBGCMtL/orwlI9Z48Y BGWixaZPRK9P93cRobLSA7YQD9KC96v02YW7nB7bjlq5m1LS3Q3xBaPKm14FBGIgUqET /ZsAnyiNDh3WBxqtpyPURbFyd0NVuKnjAG7CqpEDPVN5ohsL8sfXgRnkkTque0WiVeUC xEaRFFG0W81yqSYmMne1i2xuvpuqJ5BsYfqr4evAI7hAjV04JuK/2jl5ZnuFzdp5gRQz NEqoAaQqb9kE58eZ9n+mWt2/yOxASUu8LSnm+M1e5vbmFJdnkh8Kwe2XfxQFJzgx7+ld GuMg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=FjOtBNK6oBl35saagLiIhf4JEPC8nTkkPhPbJBv1nPc=; b=nNXa4uHVzdluh1wnng7UE2czVn2ysyVOf+iaXaMCPEDDqe7b7wspOAPZG0JIxfFY3u UWoQrGReL84S8fGzIVCIDPE80EC2FrpKOaM9SiVnwRqgj0zvck8dmGqsPdcGfg0aZ8YM ygRY5ybt4t80mWrMnCjOEsQSS3v5xyl8RS/0NXGBe+C8bGEcq9BRc/b13SY51OUVpVM1 4gQpdVgqRobg/0qVdLFUiQAspI2uPxNTDHyhnqzOwhIAwgMfZKsVyj/0Ra6OcNqnm/4w 0v7QtCqaYYKVRn0rVSWCAXzMg00T9KLJNHn3iQ5WcJsW2ZK0clsVYh8nDh3XxQETH1Fn swYA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q88si3646403pfa.250.2019.05.24.03.26.30; Fri, 24 May 2019 03:26:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390606AbfEXK0a (ORCPT + 30 others); Fri, 24 May 2019 06:26:30 -0400 Received: from foss.arm.com ([217.140.101.70]:39210 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389942AbfEXK03 (ORCPT ); Fri, 24 May 2019 06:26:29 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 0D5C31682; Fri, 24 May 2019 03:26:29 -0700 (PDT) Received: from e103592.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id C88693F703; Fri, 24 May 2019 03:26:26 -0700 (PDT) From: Dave Martin To: linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org, linux-arch@vger.kernel.org, Yu-cheng Yu , "H.J. Lu" , Arnd Bergmann , Richard Henderson , Andrew Jones , Will Deacon , Catalin Marinas , =?utf-8?q?Kristina_Mart=C5=A1enko?= , Szabolcs Nagy , Sudakshina Das , Paul Elliott Subject: [PATCH 3/8] arm64: docs: cpu-feature-registers: Document ID_AA64PFR1_EL1 Date: Fri, 24 May 2019 11:25:28 +0100 Message-Id: <1558693533-13465-4-git-send-email-Dave.Martin@arm.com> X-Mailer: git-send-email 2.1.4 In-Reply-To: <1558693533-13465-1-git-send-email-Dave.Martin@arm.com> References: <1558693533-13465-1-git-send-email-Dave.Martin@arm.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Commit d71be2b6c0e1 ("arm64: cpufeature: Detect SSBS and advertise to userspace") exposes ID_AA64PFR1_EL1 to userspace, but didn't update the documentation to match. Add it. Signed-off-by: Dave Martin --- Documentation/arm64/cpu-feature-registers.txt | 16 ++++++++++++---- 1 file changed, 12 insertions(+), 4 deletions(-) -- 2.1.4 diff --git a/Documentation/arm64/cpu-feature-registers.txt b/Documentation/arm64/cpu-feature-registers.txt index 684a0da..54d2bfa 100644 --- a/Documentation/arm64/cpu-feature-registers.txt +++ b/Documentation/arm64/cpu-feature-registers.txt @@ -160,7 +160,15 @@ infrastructure: x--------------------------------------------------x - 3) MIDR_EL1 - Main ID Register + 3) ID_AA64PFR1_EL1 - Processor Feature Register 1 + x--------------------------------------------------x + | Name | bits | visible | + |--------------------------------------------------| + | SSBS | [7-4] | y | + x--------------------------------------------------x + + + 4) MIDR_EL1 - Main ID Register x--------------------------------------------------x | Name | bits | visible | |--------------------------------------------------| @@ -179,7 +187,7 @@ infrastructure: as available on the CPU where it is fetched and is not a system wide safe value. - 4) ID_AA64ISAR1_EL1 - Instruction set attribute register 1 + 5) ID_AA64ISAR1_EL1 - Instruction set attribute register 1 x--------------------------------------------------x | Name | bits | visible | @@ -201,7 +209,7 @@ infrastructure: | DPB | [3-0] | y | x--------------------------------------------------x - 5) ID_AA64MMFR2_EL1 - Memory model feature register 2 + 6) ID_AA64MMFR2_EL1 - Memory model feature register 2 x--------------------------------------------------x | Name | bits | visible | @@ -209,7 +217,7 @@ infrastructure: | AT | [35-32] | y | x--------------------------------------------------x - 6) ID_AA64ZFR0_EL1 - SVE feature ID register 0 + 7) ID_AA64ZFR0_EL1 - SVE feature ID register 0 x--------------------------------------------------x | Name | bits | visible |