From patchwork Fri Jan 4 20:56:26 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: John Stultz X-Patchwork-Id: 154798 Delivered-To: patches@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp1020948ljp; Fri, 4 Jan 2019 12:56:42 -0800 (PST) X-Received: by 2002:a63:8ac4:: with SMTP id y187mr2932316pgd.446.1546635402331; Fri, 04 Jan 2019 12:56:42 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1546635402; cv=none; d=google.com; s=arc-20160816; b=wUeyh9xqx42gqDYDUyAIa5VOeAKCeE5x5f5tex+vvtXgKh4o0n9m1s0kszlSDCDA6n 8aWSjfR8Dx/bDLyrxqf+hpAOHu0BY/JFHQptjUeBd0SdMj+WNQ3MTcGfvRd69Z6PFbuo jX5isj0EqtyOPMqmz8z5bHBrUlZkq01qQCM+HWSoOHboSEYCQMX/5f2KT95pwT6MvSs+ KSUaDP5GT+1Xw0KXM0YHY1bxh8tBbgytceXElKkPnw+N/ZOCn1Ty5CRLnmCP4+fpIfNE dG1mFeTipgpOC0BZy7HQo5RFhZw9hEsDmuOuKiDkjBFFPMavupbK1p3kDht/My760KpK tKIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=mluqNjdniwZ3q2XPDP8Vknoki8jxvzTwERPto/u6ouE=; b=wDYdFYnkA4p5qBgYP4XdZjYOpf+a8+Aaiunu9g+HUHiU1kOWn/iUDsqUHxsAL4/KZG Q3h/8kVGLjKTY0K5D4oQ6uzroWV+uN1NNvYC7+gDpsUGD/r6QIE46OhVQH6fxbpQj+GZ +19wBZmUrxadPSoOVr1B9/9x3qp8bVMhtnDsaQCt1u4rWJkVUuhyzwCX4EhmwCgpwAgu Nx9IEU+t61U+RF2KB56bB0RT9vVVA85FDD5ZhZHo6d7tlTnWt7X1/6yNSCtbtouarj2f BVpy12wV++UIwvxBglq+P0JRsRvp8IDMSfBwbA0qZhDAL2XJsHA+PheTORranMB6R5Wh RaRg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=frlkucFg; spf=pass (google.com: domain of john.stultz@linaro.org designates 209.85.220.65 as permitted sender) smtp.mailfrom=john.stultz@linaro.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id s20sor28195174plr.50.2019.01.04.12.56.42 for (Google Transport Security); Fri, 04 Jan 2019 12:56:42 -0800 (PST) Received-SPF: pass (google.com: domain of john.stultz@linaro.org designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=frlkucFg; spf=pass (google.com: domain of john.stultz@linaro.org designates 209.85.220.65 as permitted sender) smtp.mailfrom=john.stultz@linaro.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=mluqNjdniwZ3q2XPDP8Vknoki8jxvzTwERPto/u6ouE=; b=frlkucFgSDyPCcJoGsMZqxujSBZOIyBbj2XCLiPcRg7bt6kO771AWBDlDUGFeD0rkh 81EmKCrsKffmj1dweXs3hMTXkL5OjgZrf4jzmFB7MtHXFHw+KWKHfK3zqcygCuY+zgcb 5nZz+WmcIkdr/leRtM3W8d7OM+RWlUoer0yKM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=mluqNjdniwZ3q2XPDP8Vknoki8jxvzTwERPto/u6ouE=; b=OTGeUR3351t4gS2J6IvjzvgdZoZajRy1YwRDUqC32vYetfovB1IEsWhFMG1Jb1xyVg qRJ0MxkCbhQOksDEgu6CUhPrWj63BfeJ4UUKj1vGvFRJdOPUy0LVbmeVvX7SkJrBxyWO LqeuXXdrrp+MIxNQ3IF6UKLSc6uwS4oCKLgdlKvFSsWK3eQxleS649EjK9JWtbFVCfgr BjWrXl3BGZuEij134j5E4wQaoTs7vJPxtbhplCyAhuurJv/M2y5iT7FhDtzXMeUlFnx4 pF5adp4MuyIXZO4sm826Xy9h0cygjpMJbh8VGBgp1b/KxCKhPpv3DjSFXduZCNAQV3L1 mrzw== X-Gm-Message-State: AJcUukdU23gRBh5JF++otRhnwjUhxr10DlMrP1JJ28Pag6mRdtFHFD9t 64YhJYzvV4e7w+58Mo0Pk76lTKZ2 X-Google-Smtp-Source: ALg8bN4bL4w4QcgknFmkiBNFA6B6puJzkEHnraMgC9Ye8JaUYNerZTrs+G3mQQyoY/23D77yfTwd0A== X-Received: by 2002:a17:902:48:: with SMTP id 66mr50824829pla.68.1546635401791; Fri, 04 Jan 2019 12:56:41 -0800 (PST) Return-Path: Received: from localhost.localdomain ([2601:1c2:680:1319:4e72:b9ff:fe99:466a]) by smtp.gmail.com with ESMTPSA id l3sm98058334pga.92.2019.01.04.12.56.40 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 04 Jan 2019 12:56:40 -0800 (PST) From: John Stultz To: lkml Cc: John Stultz , Tanglei Han , Zhuangluan Su , Ryan Grachek , Manivannan Sadhasivam , Wei Xu , Rob Herring , Mark Rutland , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org Subject: [PATCH 6/8 v2] arm64: dts: hi3660: Add dma to uart nodes Date: Fri, 4 Jan 2019 12:56:26 -0800 Message-Id: <1546635388-13795-7-git-send-email-john.stultz@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1546635388-13795-1-git-send-email-john.stultz@linaro.org> References: <1546635388-13795-1-git-send-email-john.stultz@linaro.org> Try to add DMA support to the uart nodes following the assignments made in the dts from the victoria vendor kernel here: https://consumer.huawei.com/en/opensource/detail/?siteCode=worldwide&keywords=p10&fileType=openSourceSoftware&pageSize=10&curPage=1 Cc: Tanglei Han Cc: Zhuangluan Su Cc: Ryan Grachek Cc: Manivannan Sadhasivam Cc: Wei Xu Cc: Rob Herring Cc: Mark Rutland Cc: linux-arm-kernel@lists.infradead.org Cc: devicetree@vger.kernel.org Signed-off-by: John Stultz --- arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 10 ++++++++++ 1 file changed, 10 insertions(+) -- 2.7.4 diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi index 20ae40d..aaa2b04 100644 --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi @@ -466,6 +466,8 @@ compatible = "arm,pl011", "arm,primecell"; reg = <0x0 0xfdf02000 0x0 0x1000>; interrupts = ; + dma-names = "rx", "tx"; + dmas = <&dma0 0 &dma0 1>; clocks = <&crg_ctrl HI3660_CLK_MUX_UART0>, <&crg_ctrl HI3660_PCLK>; clock-names = "uartclk", "apb_pclk"; @@ -478,6 +480,8 @@ compatible = "arm,pl011", "arm,primecell"; reg = <0x0 0xfdf00000 0x0 0x1000>; interrupts = ; + dma-names = "rx", "tx"; + dmas = <&dma0 2 &dma0 3>; clocks = <&crg_ctrl HI3660_CLK_GATE_UART1>, <&crg_ctrl HI3660_CLK_GATE_UART1>; clock-names = "uartclk", "apb_pclk"; @@ -490,6 +494,8 @@ compatible = "arm,pl011", "arm,primecell"; reg = <0x0 0xfdf03000 0x0 0x1000>; interrupts = ; + dma-names = "rx", "tx"; + dmas = <&dma0 4 &dma0 5>; clocks = <&crg_ctrl HI3660_CLK_GATE_UART2>, <&crg_ctrl HI3660_PCLK>; clock-names = "uartclk", "apb_pclk"; @@ -514,6 +520,8 @@ compatible = "arm,pl011", "arm,primecell"; reg = <0x0 0xfdf01000 0x0 0x1000>; interrupts = ; + dma-names = "rx", "tx"; + dmas = <&dma0 6 &dma0 7>; clocks = <&crg_ctrl HI3660_CLK_GATE_UART4>, <&crg_ctrl HI3660_CLK_GATE_UART4>; clock-names = "uartclk", "apb_pclk"; @@ -526,6 +534,8 @@ compatible = "arm,pl011", "arm,primecell"; reg = <0x0 0xfdf05000 0x0 0x1000>; interrupts = ; + dma-names = "rx", "tx"; + dmas = <&dma0 8 &dma0 9>; clocks = <&crg_ctrl HI3660_CLK_GATE_UART5>, <&crg_ctrl HI3660_CLK_GATE_UART5>; clock-names = "uartclk", "apb_pclk";