From patchwork Thu Mar 8 10:58:34 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: John Garry X-Patchwork-Id: 130989 Delivered-To: patch@linaro.org Received: by 10.46.66.2 with SMTP id p2csp6331046lja; Thu, 8 Mar 2018 03:00:50 -0800 (PST) X-Google-Smtp-Source: AG47ELsH08EnxOsr15pzS0OV8C0I5pjhaivgzpuDQTU8QyFUH+tMTkvVuwi940c2at/wPTRQH0+J X-Received: by 2002:a17:902:6ecf:: with SMTP id l15-v6mr23731772pln.443.1520506849955; Thu, 08 Mar 2018 03:00:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1520506849; cv=none; d=google.com; s=arc-20160816; b=Z3R2rgxUx9MkEkYfrAtGhSAuiVBbJXzVhZb4xhv/I90BY9+5m+MVYh9b3954fa1v4S t0e+6QxipFm14q8ckknddm3fqt5LLSVuXz2ngsCz6UwBG11e/wwtYBEAsAvz+3V+kvQ+ sA0k26vSRcmYV4PlnQ5iQw+yCRDbR4IodAqp3tDHsUNDGm7dpByGOe+Klz8MC4CIvA/Y BKfqqLLmTJAnSUTAEdbFu7r3v7sLKGWqz+4Wk7bDPY624HSlQo1jo6UQWqW82uHpRL2x U/5VZgVoCMnH2+eTzRdL/iL1nPgYm18KcyBUH3hoz0qJI1RWYJdoC7QId6PO/T8d4QXP BQtQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=av1VjZja3MpC3EeicMZRiooEPIAD1aNmPQeXsf2OWuI=; b=FulEK/DvQiujUlF+aJ2B7GFC53Hh2z4w++FjqiPBuIdgkwu08TgsalEzA+yth/E4nh AUdSFChxFKAlFQ/lPGMKcj/qPpmlONyTnSjXjWIiwLvKW4NAHXJI8fPKZpPfgV2OtJ43 U8LtzwGiYOOhuiVgd7ekVh8YdUDAeO0FWX5o7WvcZ29YlLFaWEMs76zCb6qul30F71Tt Ex3vwtyYbg8TgHfyKJAXBTXrQUnLw8sqiAmBUuj7fGGPmb8Gb9teiH4yVZQLbT2Lhh1V STgz9PN7kZU/blBojTQgFmq/pxpUwqkyVYXGBBfKC8bVwgItqkHQcfA0izBGZsR4/5Gt 6iqQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v31-v6si14729780plg.570.2018.03.08.03.00.49; Thu, 08 Mar 2018 03:00:49 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S966230AbeCHLAp (ORCPT + 28 others); Thu, 8 Mar 2018 06:00:45 -0500 Received: from szxga06-in.huawei.com ([45.249.212.32]:60439 "EHLO huawei.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S934902AbeCHK7s (ORCPT ); Thu, 8 Mar 2018 05:59:48 -0500 Received: from DGGEMS411-HUB.china.huawei.com (unknown [172.30.72.60]) by Forcepoint Email with ESMTP id EB5A5869C990C; Thu, 8 Mar 2018 18:59:35 +0800 (CST) Received: from localhost.localdomain (10.67.212.75) by DGGEMS411-HUB.china.huawei.com (10.3.19.211) with Microsoft SMTP Server id 14.3.361.1; Thu, 8 Mar 2018 18:59:27 +0800 From: John Garry To: , , , , , , , , , CC: , , , , "John Garry" Subject: [PATCH v3 09/11] perf vendor events arm64: fixup ThunderX2 to use recommended events Date: Thu, 8 Mar 2018 18:58:34 +0800 Message-ID: <1520506716-197429-10-git-send-email-john.garry@huawei.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1520506716-197429-1-git-send-email-john.garry@huawei.com> References: <1520506716-197429-1-git-send-email-john.garry@huawei.com> MIME-Version: 1.0 X-Originating-IP: [10.67.212.75] X-CFilter-Loop: Reflected Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch fixes the Cavium ThunderX2 JSON to use event definitions from the ARMv8 recommended events. Cc: Ganapatrao Kulkarni Signed-off-by: John Garry --- .../arch/arm64/cavium/thunderx2/core-imp-def.json | 50 +++++----------------- 1 file changed, 10 insertions(+), 40 deletions(-) -- 1.9.1 Tested-by: Ganapatrao Kulkarni diff --git a/tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json b/tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json index 2db45c4..bc03c06 100644 --- a/tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json +++ b/tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json @@ -1,62 +1,32 @@ [ { - "PublicDescription": "Attributable Level 1 data cache access, read", - "EventCode": "0x40", - "EventName": "l1d_cache_rd", - "BriefDescription": "L1D cache read", + "ArchStdEvent": "L1D_CACHE_RD", }, { - "PublicDescription": "Attributable Level 1 data cache access, write ", - "EventCode": "0x41", - "EventName": "l1d_cache_wr", - "BriefDescription": "L1D cache write", + "ArchStdEvent": "L1D_CACHE_WR", }, { - "PublicDescription": "Attributable Level 1 data cache refill, read", - "EventCode": "0x42", - "EventName": "l1d_cache_refill_rd", - "BriefDescription": "L1D cache refill read", + "ArchStdEvent": "L1D_CACHE_REFILL_RD", }, { - "PublicDescription": "Attributable Level 1 data cache refill, write", - "EventCode": "0x43", - "EventName": "l1d_cache_refill_wr", - "BriefDescription": "L1D refill write", + "ArchStdEvent": "L1D_CACHE_REFILL_WR", }, { - "PublicDescription": "Attributable Level 1 data TLB refill, read", - "EventCode": "0x4C", - "EventName": "l1d_tlb_refill_rd", - "BriefDescription": "L1D tlb refill read", + "ArchStdEvent": "L1D_TLB_REFILL_RD", }, { - "PublicDescription": "Attributable Level 1 data TLB refill, write", - "EventCode": "0x4D", - "EventName": "l1d_tlb_refill_wr", - "BriefDescription": "L1D tlb refill write", + "ArchStdEvent": "L1D_TLB_REFILL_WR", }, { - "PublicDescription": "Attributable Level 1 data or unified TLB access, read", - "EventCode": "0x4E", - "EventName": "l1d_tlb_rd", - "BriefDescription": "L1D tlb read", + "ArchStdEvent": "L1D_TLB_RD", }, { - "PublicDescription": "Attributable Level 1 data or unified TLB access, write", - "EventCode": "0x4F", - "EventName": "l1d_tlb_wr", - "BriefDescription": "L1D tlb write", + "ArchStdEvent": "L1D_TLB_WR", }, { - "PublicDescription": "Bus access read", - "EventCode": "0x60", - "EventName": "bus_access_rd", - "BriefDescription": "Bus access read", + "ArchStdEvent": "BUS_ACCESS_RD", }, { - "PublicDescription": "Bus access write", - "EventCode": "0x61", - "EventName": "bus_access_wr", - "BriefDescription": "Bus access write", + "ArchStdEvent": "BUS_ACCESS_WR", } ]